TP1254-SR [3PEAK]

36V Single Supply, Low Power, Precision Opâamps;


型号：	TP1254-SR
厂家：	3PEAK
描述：	36V Single Supply, Low Power, Precision Opâamps
文件：	总14页 (文件大小：470K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

TP1251/TP1252 /TP1254

36V Single Supply, Low Power, Precision Op‐amps

Description

Features

The TP1251/TP1252/TP1254 are low power precision

EMI Hardened 36V CMOS op-amps featuring EMIRR

of 108dB at 1000MHz. These devices provide very low

quiescent current which are very suitable for low power

or battery power supply system. The rail-to-rail output

swing and input range that includes V– makes the

TP125x ideal choices for interfacing to modern,

single-supply and precision data converters.



Low Offset Voltage: 250 μV Maximum

Low Current Consumption:75 μA

High EMIRR: 108dB at 1000MHz

Low Noise: 50 nV/√Hz(f= 1kHz)

Wide Supply Range: 2.7V to 36V

High Bandwidth: 1.3 MHz

Low Input Bias Current: 3 pA Typical

Below-Ground (V-) Input Capability to -0.3V

Rail-to-Rail Output Voltage Range

High Output Current: 30 mA

The TP125x op-amps offer lower noise, offset voltage,

offset drift over temperature and bias current. In

addition, the devices have better common-mode

rejection and slew rates.

Unit Gain Stable

–40°C to 125°C Operation Range

Robust 3kV – HBM and 2kV – CDM ESD Rating

The TP125x family, exhibiting high input impedance

and low noise, is excellent for small signal conditioning

for high impedance sources, such as piezoelectric

transducers. Because of the micro power dissipation

levels, the devices work well in hand held monitoring

and remote sensing applications.

Applications

The TP1251 is single channel version available in 8-pin

SOIC and 5-pin SOT23 packages. The TP1252 is dual

channel version available in 8-pin SOIC and MSOP

packages. The TP1254 is quad channel version

available in 14-pin SOIC and TSSOP packages.



Digital Servo Control Loops

Machine and Motion Control Devices

Photodiode Pre-amp

Industrial Process Control

Temperature Measurements

Strain Gage Amplifier

3PEAK and the 3PEAK logo are registered trademarks of

3PEAK INCORPORATED. All other trademarks are the property of

their respective owners.

Medical Instrumentation

Pin Configuration(Top View)

Quiescent Current vs. Temperature

TP1251

8-Pin SOIC

(-S Suffix)

TP1252

8-Pin SOIC/MSOP

(-S and -V Suffixes)

120

100

﹢Vs

Out

Out A

﹢Vs

﹣In

﹣In A

Out B

﹣In B

﹢In B

﹢In

﹢In A

﹣Vs

TP1251

5-Pin SOT23

(-T Suffix)

TP1254

14-Pin SOIC/TSSOP

(-S and -T Suffixes)

Out A

﹣In A

﹢In A

﹢Vs

Out D

Out

﹢Vs

13 ﹣In D

﹣Vs

﹢In D

﹣Vs

+In

-In

‐40

120

10 ﹢In C

﹢In B

﹣In B

Out B

Temperature(℃)

﹣In C

Out C

www.3peakic.com

Rev. A

TP1251 / TP1252

TP1254

36V Single Supply, Low Power, Precision Op‐amps

Order Information

Marking

Information

Model Name

Order Number

Package

Transport Media, Quantity

TP1251-SR

TP1251-TR

TP1252-SR

TP1252-VR

TP1254-SR

TP1254-TR

8-Pin SOIC

Tape and Reel, 4,000

Tape and Reel, 3,000

Tape and Reel, 4,000

Tape and Reel, 3,000

Tape and Reel, 2,500

Tape and Reel, 3,000

TP1251

125

TP1251

5-Pin SOT23

8-Pin SOIC

TP1252

TP1254

TP1252

TP1254

8-Pin MSOP

14-Pin SOIC

14-Pin TSSOP

Note 1

Absolute Maximum Ratings

Supply Voltage: V⁺– V^–^{Note 2}............................40.0V

Input Voltage............................. V^–– 0.3 to V⁺+ 0.3

Input Current: +IN, –IN ^{Note 3}.......................... ±20mA

Output Current: OUT.................................... ±30mA

Output Short-Circuit Duration ^{Note 4}…......... Indefinite

Current at Supply Pins……………............... ±60mA

Operating Temperature Range........–40°C to 125°C

Maximum Junction Temperature................... 150°C

Storage Temperature Range.......... –65°C to 150°C

Lead Temperature (Soldering, 10 sec) ......... 260°C

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum

Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The op amp supplies must be established simultaneously, with, or before, the application of any input signals.

Note 3: The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 500mV beyond the power supply, the input

current should be limited to less than 10mA.

Note 4: A heat sink may be required to keep the junction temperature below the absolute maximum. This depends on the power supply voltage and how many

amplifiers are shorted. Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are for short traces

connected to the leads.

ESD, Electrostatic Discharge Protection

Symbol

Parameter

Condition

Minimum Level

Unit

HBM

CDM

Human Body Model ESD

MIL-STD-883H Method 3015.8

JEDEC-EIA/JESD22-C101E

Charged Device Model ESD

Thermal Resistance

Package Type

5-Pin SOT23

8-Pin SOIC

θ_JA

250

158

210

120

180

θ_JC

Unit

°C/W

8-Pin MSOP

14-Pin SOIC

14-Pin TSSOP

Rev. A

www.3peakic.com

TP1251/TP1252

TP1254

36V Single Supply, Lower Power, Precision Op‐amps

Electrical Characteristics

The specifications are at T_A= 27°C. V_SUPPLY= ±15V, V_CM= V_OUT=0V, R_L= 10kΩ, C_L=100pF.Unless otherwise noted.

SYMBOL

PARAMETER

Input Offset Voltage

CONDITIONS

MIN

TYP

MAX

UNITS

V_OS

V_CM= V_DD/2

-250

±20

0.9

+250

μV

μV/°C

V_OSTC

Input Offset Voltage Drift

-40°C to 125°C

T_A= 27 °C

250

7.7

I_B

Input Bias Current

T_A= 85 °C

T_A= 125 °C

0.001

I_OS

e_n

Input Offset Current

Input Voltage Noise Density

f = 1kHz

nV/√Hz

Differential

Common Mode

2.5

C_IN

CMRR

V_CM

Input Capacitance

Common Mode Rejection Ratio

V_CM= -14.6V to 13V

103

130

Common-mode Input Voltage

Range

V^–-0.3

V⁺-2.0

PSRR

A_VOL

V_OL, V_OH

R_OUT

R_O

Power Supply Rejection Ratio

Open-Loop Large Signal Gain

Output Swing from Supply Rail

Closed-Loop Output Impedance

Open-Loop Output Impedance

Output Short-Circuit Current

Supply Voltage

106

127

130

Ω

R_LOAD= 10kΩ

R_LOAD= 100kΩ

G = 1, f =1kHz, I_OUT= 0

f = 1kHz, I_OUT= 0

Sink or source current

0.01

125

Ω

I_SC

V_DD

2.7

2.6

I_Q

Quiescent Current per Amplifier

Phase Margin

120

μA

R_LOAD= 10kΩ, C_LOAD= 100pF

f = 1kHz

Gain Margin

MHz

GBWP

Gain-Bandwidth Product

1.3

A_V= 1, V_OUT= 0V to 10V, C_LOAD= 100pF,

R_LOAD= 10kΩ

FPBW

t_S

Slew Rate

4.1

V/μs

kHz

μs

Full Power Bandwidth ^{Note 1}

210

Settling Time, 0.1%

Settling Time, 0.01%

3.4

3.8

A_V= –1, 10V Step

X_talk

Channel Separation

f = 1kHz, R_L= 10kΩ

110

Note 1: Full power bandwidth is calculated from the slew rate FPBW = SR/π • V_P-P

www.3peakic.com

Rev. A

TP1251 / TP1252

TP1254

36V Single Supply, Low Power, Precision Op‐amps

Typical Performance Characteristics

V_S= ±15V, V_CM= 0V, R_L= Open, unless otherwise specified.

Offset Voltage Production Distribution

Unity Gain Bandwidth vs. Temperature

1.34

1200

1.33

1.32

1.31

1.3

Number= 20817pcs

1000

800

600

400

200

1.29

1.28

1.27

1.26

1.25

‐40

110

‐250 ‐200 ‐150 ‐100 ‐50

50 100 150 200 250

Temperature(℃)

Offset Voltage(uV)

Open-Loop Gain and Phase

Input Voltage Noise Spectral Density

150

100

1E‐05

1E‐06

1E‐07

1E‐08

VCC= +5V

R^L= 1kΩ

Phase

Open Loop Gain

‐50

100

10k

100k

0.1

100k

10M

1000M

Frequency (Hz)

Frequency(Hz)

Input Bias Current vs. Temperature

Input Bias Current vs. Input Common Mode Voltage

5.00E‐16

1.00E‐11

1.00E‐13

1.00E‐15

1.00E‐17

1.00E‐19

1.00E‐21

5.00E‐17

5.00E‐18

‐10

110 130 150

Common Mode Voltage(V)

Temperature(℃)

Rev. A

www.3peakic.com

TP1251/TP1252

TP1254

36V Single Supply, Lower Power, Precision Op‐amps

Typical Performance Characteristics

V_S= ±15V, V_CM= 0V, R_L= Open, unless otherwise specified. (Continued)

Common Mode Rejection Ratio

CMRR vs. Frequency

160

180

140

120

100

160

140

120

100

‐15

‐10

‐5

100

10k

100M

Common Mode Voltage(V)

Frequency(Hz)

Quiescent Current vs. Temperature

Short Circuit Current vs. Temperature

120

Isource

100

Isink

‐40

‐20

100 120

‐40

120

Temperature(℃)

Power-Supply Rejection Ratio

Quiescent Current vs. Supply Voltage

140

120

100

PSRR+

PSRR-

100

10k

Supply voltage(V)

Frequency(Hz)

www.3peakic.com

Rev. A

TP1251 / TP1252

TP1254

36V Single Supply, Low Power, Precision Op‐amps

Typical Performance Characteristics

V_S= ±15V, V_CM= 0V, R_L= Open, unless otherwise specified. (Continued)

EMIRR IN+ vs. Frequency

Large-Scale Step Response

120

100

Gain= +1

=10kΩ

1000

Frequency (MHz)

Time(5ms/div)

Negative Over-Voltage Recovery

Positive Over-Voltage Recovery

Gain= +10

±V= ±15V

Time(5μs/div)

Time(1μs/div)

Offset Voltage vs Common-Mode Voltage

‐10

‐20

‐30

‐15

‐10

‐5

Common-mode voltage(V)

Rev. A

www.3peakic.com

TP1251/TP1252

TP1254

36V Single Supply, Lower Power, Precision Op‐amps

Pin Functions

-IN: Inverting Input of the Amplifier. Voltage range of this

–

V^–or V_S: Negative Power Supply. It is normally tied to

ground. It can also be tied to a voltage other than

ground as long as the voltage between V⁺and V^–is from

2.7V to 36V. If it is not connected to ground, bypass it

with a capacitor of 0.1μF as close to the part as

possible.

pin can go from V^–to (V⁺- 2.0V).

+IN: Non-Inverting Input of Amplifier. This pin has the

same voltage range as –IN.

V+ or +V_S: Positive Power Supply. Typically the voltage

is from 2.7V to 36V. Split supplies are possible as long

as the voltage between V+ and V– is between 2.7V and

36V. A bypass capacitor of 0.1μF as close to the part as

possible should be used between power supply pins or

between supply pins and ground.

OUT: Amplifier Output. The voltage range extends to

within milli-volts of each supply rail.

N/C: No connection.

Operation

The TP125x op-amps have input signal range from V^–to (V⁺– 2.0V). The output can extend all the way to the supply

rails. The input stage is comprised of a PMOS differential amplifier. The Class-AB control buffer and output bias stage

uses a proprietary compensation technique to take full advantage of the process technology to drive very high

capacitive loads. This is evident from the transient over shoot measurement plots in the Typical Performance

Characteristics.

Applications Information

EMI Harden

The EMI hardening makes the TP1251/1252/1254 a must for almost all op amp applications. Most applications are

exposed to Radio Frequency (RF) signals such as the signals transmitted by mobile phones or wireless computer

peripherals. The TP1251/1252/1254 will effectively reduce disturbances caused by RF signals to a level that will be

hardly noticeable. This again reduces the need for additional filtering and shielding Using this EMI resistant series of

op amps will thus reduce the number of components and space needed for applications that are affected by EMI, and

will help applications, not yet identified as possible EMI sensitive, to be more robust for EMI.

Wide Supply Voltage

The TP1251/1252/1254 operational amplifiers can operate with power supply voltages from 2.7V to 36V. Each

amplifier draws 0.8mA quiescent current at 36V supply voltage. The TP1251/1252/1254 is optimized for wide

bandwidth low power applications. They have an industry leading high GBW to power ratio and the GBW remains

nearly constant over specified temperature range.

Low Input Bias Current

The TP1251/1252/1254 is a CMOS OPA family and features very low input bias current in pA range. The low input

bias current allows the amplifiers to be used in applications with high resistance sources. Care must be taken to

minimize PCB Surface Leakage. See below section on “PCB Surface Leakage” for more details.

PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be

considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity

conditions, a typical resistance between nearby traces is 10¹²Ω. A 5V difference would cause 5pA of current to flow,

which is greater than the TP1251/1252/1254 OPA’s input bias current at +27°C (±3pA, typical). It is recommended to

use multi-layer PCB layout and route the OPA’s -IN and +IN signal under the PCB surface.

www.3peakic.com

Rev. A

TP1251 / TP1252

TP1254

36V Single Supply, Low Power, Precision Op‐amps

The effective way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is

biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 1 for Inverting

Gain application.

1. For Non-Inverting Gain and Unity-Gain Buffer:

a) Connect the non-inverting pin (V_IN+) to the input with a wire that does not touch the PCB surface.

b) Connect the guard ring to the inverting input pin (V_IN–). This biases the guard ring to the Common Mode input voltage.

2. For Inverting Gain and Trans-impedance Gain Amplifiers (convert current to voltage, such as photo detectors):

a) Connect the guard ring to the non-inverting input pin (V_IN+). This biases the guard ring to the same reference voltage as the

op-amp (e.g., V_DD/2 or ground).

b) Connect the inverting pin (V_IN–) to the input with a wire that does not touch the PCB surface.

Figure 1 The Layout of Guard Ring

Ground Sensing and Rail to Rail Output

The TP1251/1252/1254 family has excellent output drive capability. It drives 2k load directly with good THD

performance. The output stage is a rail-to-rail topology that is capable of swinging to within 50mV of either rail.

The maximum output current is a function of total supply voltage. As the supply voltage to the amplifier increases, the

output current capability also increases. Attention must be paid to keep the junction temperature of the IC below 150°C

when the output is in continuous short-circuit. The output of the amplifier has reverse-biased ESD diodes connected to

each supply. The output should not be forced more than 0.3V beyond either supply, otherwise current will flow through

these diodes.

Power Supply Layout and Bypass

The TP1251/1252/1254 OPA’s power supply pin (V_DDfor single-supply) should have a local bypass capacitor (i.e.,

0.01μF to 0.1μF) within 2mm for good high frequency performance. It can also use a bulk capacitor (i.e., 1μF or larger)

within 100mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

Ground layout improves performance by decreasing the amount of stray capacitance and noise at the OPA’s inputs

and outputs. To decrease stray capacitance, minimize PC board lengths and resistor leads, and place external

components as close to the op amps’ pins as possible.

Proper Board Layout

To ensure optimum performance at the PCB level, care must be taken in the design of the board layout. To avoid

leakage currents, the surface of the board should be kept clean and free of moisture. Coating the surface creates a

barrier to moisture accumulation and helps reduce parasitic resistance on the board.

Keeping supply traces short and properly bypassing the power supplies minimizes power supply disturbances due to

output current variation, such as when driving an ac signal into a heavy load. Bypass capacitors should be connected

as closely as possible to the device supply pins. Stray capacitances are a concern at the outputs and the inputs of the

amplifier. It is recommended that signal traces be kept at least 5mm from supply lines to minimize coupling.

A variation in temperature across the PCB can cause a mismatch in the Seebeck voltages at solder joints and other

points where dissimilar metals are in contact, resulting in thermal voltage errors. To minimize these thermocouple

effects, orient resistors so heat sources warm both ends equally. Input signal paths should contain matching numbers

and types of components, where possible to match the number and type of thermocouple junctions. For example,

dummy components such as zero value resistors can be used to match real resistors in the opposite input path.

Matching components should be located in close proximity and should be oriented in the same manner. Ensure leads

are of equal length so that thermal conduction is in equilibrium. Keep heat sources on the PCB as far away from

amplifier input circuitry as is practical.

Rev. A

www.3peakic.com

TP1251/TP1252

TP1254

36V Single Supply, Lower Power, Precision Op‐amps

The use of a ground plane is highly recommended. A ground plane reduces EMI noise and also helps to maintain a

constant temperature across the circuit board.

R₄

22kΩ

C₃

R₃

R₂

R₁

100pF

TP1252

V_IN

2.7kΩ

10kΩ

22kΩ

V_O

C₁

3000pF

C₂

2000pF

f_p 20kHz

Three-Pole Low-Pass Filter

www.3peakic.com

Rev. A

TP1251 / TP1252

TP1254

36V Single Supply, Low Power, Precision Op‐amps

Package Outline Dimensions

SOT23-5

Dimensions

In Inches

In Millimeters

Symbol

Min

Max

Min

Max

0.000

1.050

0.300

2.820

1.500

2.650

0.100

1.150

0.400

3.020

1.700

2.950

0.000

0.041

0.012

0.111

0.059

0.104

0.004

0.045

0.016

0.119

0.067

0.116

0.950TYP

0.037TYP

1.800

0.300

0°

2.000

0.460

8°

0.071

0.012

0°

0.079

0.024

8°

Rev. A

www.3peakic.com

TP1251/TP1252

TP1254

36V Single Supply, Lower Power, Precision Op‐amps

Package Outline Dimensions

SO-8 (SOIC-8)

Dimensions

Dimensions In

Inches

In Millimeters

Symbol

Min

Max

Min

Max

0.100

1.350

0.330

0.190

4.780

3.800

5.800

0.250

1.550

0.510

0.250

5.000

4.000

6.300

0.004

0.053

0.013

0.007

0.188

0.150

0.228

0.010

0.061

0.020

0.010

0.197

0.157

0.248

1.270 TYP

0.050 TYP

0.400

0°

1.270

8°

0.016

0°

0.050

8°

www.3peakic.com

Rev. A

TP1251 / TP1252

TP1254

36V Single Supply, Low Power, Precision Op‐amps

Package Outline Dimensions

MSOP-8

Dimensions

Dimensions In

Inches

In Millimeters

Symbol

Min

Max

Min

Max

0.800

0.000

0.760

0.30 TYP

0.15 TYP

2.900

0.65 TYP

2.900

4.700

0.410

0°

1.200

0.200

0.970

0.031

0.000

0.030

0.012 TYP

0.006 TYP

0.114

0.026

0.114

0.185

0.016

0°

0.047

0.008

0.038

3.100

0.122

3.100

5.100

0.650

6°

0.122

0.201

0.026

6°

Rev. A

www.3peakic.com

TP1251/TP1252

TP1254

36V Single Supply, Lower Power, Precision Op‐amps

Package Outline Dimensions

TSSOP-14

Dimensions

In Millimeters

Symbol

MIN

TYP

MAX

1.20

0.15

1.05

0.28

0.19

5.06

6.60

4.50

0.05

0.90

0.20

0.10

4.86

6.20

4.30

1.00

4.96

6.40

4.40

0.65 BSC

0.60

0.45

0.75

1.00 REF

0.25 BSC

0.09

0°

8°

www.3peakic.com

Rev. A

TP1251 / TP1252

TP1254

36V Single Supply, Low Power, Precision Op‐amps

Package Outline Dimensions

SO-14 (SOIC-14)

Dimensions

In Millimeters

TYP

Symbol

MIN

1.35

0.10

1.25

0.36

8.53

5.80

3.80

MAX

1.75

0.25

1.65

0.49

8.73

6.20

4.00

1.60

0.15

1.45

8.63

6.00

3.90

1.27 BSC

0.60

0.45

0°

0.80

8°

1.04 REF

0.25 BSC

Rev. A

www.3peakic.com

TP1254-SR [3PEAK]

相关型号：

TP1254-TR

TP125A

TP1271

TP1271-SR

TP1271-TR

TP1272

TP1272-SR

TP1272-VR

TP1274

TP1274-SR

TP1274-TR

TP12D100