ACT8342_09 [ACTIVE-SEMI]
Three Channel Integrated Power Management IC for Handheld Portable Equipment; 三通道集成电源管理IC，适用于手持便携式设备
| 型号： | ACT8342_09 |
| 厂家： | 
ACTIVE-SEMI, INC |
| 描述： | Three Channel Integrated Power Management IC for Handheld Portable Equipment |
| 文件： | 总17页 (文件大小：593K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ACT8342
Rev 3, 11-Sep-09
Three Channel Integrated Power Management IC
for Handheld Portable Equipment
GENERAL DESCRIPTION
FEATURES
• Multiple Patents Pending
• Three Integrated Regulators
The patent-pending ACT8342 is a complete, cost
effective, highly-efficient ActivePMUTM power
management solution that is ideal for a wide range
− 350mA PWM Step-Down DC/DC
− 80mA Low Noise LDO
of portable handheld equipment. This device
integrates one PWM step-down DC/DC converter
and two low noise, low dropout linear regulators
(LDOs) in a single, thin, space-saving package.
This device is ideal for a wide range of portable
handheld equipment that can benefit from the
advantages of ActivePMUTM technology but does
not require a high level of integration.
− 150mA Low Noise LDO
• Independent Enable/Disable Control
• Minimal External Components
• 3×3mm, Thin-QFN (TQFN33-16) Package
− Only 0.75mm Height
− RoHS Compliant
REG1 is a fixed-frequency, current-mode PWM
step-down DC/DC converter that is optimized for
high efficiency and is capable of supplying up to
350mA output current. REG1’s output is available in
a variety of factory-preset output voltage options,
and an adjustable output voltage mode is also
available. REG2 and REG3 are low noise, high
PSRR linear regulators that are capable of
supplying up to 80mA and 150mA, respectively.
APPLICATIONS
• Portable Devices and PDAs
• MP3/MP4 Players
• Wireless Handhelds
• GPS Receivers, etc.
The ACT8342 is available in a tiny 3mm × 3mm
16-pin Thin-QFN package that is just 0.75mm thin.
SYSTEM BLOCK DIAGRAM
OUT1
REG1
Adjustable, or
Battery
Step-Down
1.2V to 3.3V
DC/DC
nRSTO
nMSTR
Up to 350mA
OUT2
1.4V to 3.7V
Up to 80mA
REG2
nIRQ
ON1
ON2
ON3
System
Control
Pb
Pb-free
LDO
OUT3
1.4V to 3.7V
Up to 150mA
REG3
LDO
ACT8342
TM
PMU
Active
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 1 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
FUNCTIONAL BLOCK DIAGRAM
OUT2
nRSTO
Active- Semi
ACT8342
VP1
To Battery
OUT1
INL
nMSTR
SW1
OUT1
GP1
PUSH
OUT2
BUTTON
nIRQ
INL
To Battery or OUT1
OUT2
ON1
ON2
ON3
REG2
LDO
System
Control
REG3
LDO
OUT3
REFBP
Reference
GA
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 2 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
ORDERING INFORMATIONcd
PART
NUMBER
TEMPERATURE
RANGE
VOUT1
VOUT2
VOUT3
PACKAGE
PINS
ACT8342QKCQI-T
ACT8342QKP2D-T
1.2V
1.2V
2.85V
2.2V
2.85V
2.6V
TQFN33-16
TQFN33-16
16
16
-40°C to +85°C
-40°C to +85°C
REG1 OUTPUT VOLTAGE CODES
A
C
P
J
D
E
F
I
Q
G
H
Adjustable
1.2V
1.3V
1.4V
1.5V
1.8V
2.5V
2.8V
2.85V
3.0V
3.3V
REG2 OUTPUT VOLTAGE CODES
J
D
L
E
2
F
I
Q
G
H
1.4V
1.5V
1.7V
1.8V
2.2V
2.5V
2.8V
2.85V
3.0V
3.3V
REG3 OUTPUT VOLTAGE CODES
E
G
K
M
B
D
H
I
L
R
1.4V
1.5V
1.7V
1.8V
2.5V
2.6V
2.8V
2.85V
3.0V
3.3V
c: Output voltage options detailed in this table represent standard voltage options, and are available for samples or production orders.
Additional output voltage options, as detailed in the Output Voltage Codes table, are available for production subject to minimum order
quantities. Contact Active-Semi for more information regarding semi-custom output voltage combinations.
d: All Active-Semi components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means
semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.
PIN CONFIGURATION
TOP VIEW
13
16
15
14
nIRQ
nMSTR
nRSTO
OUT1
1
2
3
4
12 ON1
ON2
OUT3
INL
11
10
9
ACT8342
6
7
8
5
Thin-QFN (TQFN33-16)
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 3 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
PIN DESCRIPTIONS
PIN
1
NAME
DESCRIPTION
Open-Drain Push-Button Status Output. nIRQ is an open-drain output which sinks current when
nMSTR is asserted or when a fault-condition occurs. If interrupts are not masked.
nIRQ
2
nMSTR Master Enable Input. Drive nMSTR to GA or to a logic low to enable the IC.
Open-Drain Reset Output. nRSTO asserts low for the reset timeout period of 300ms whenever the
IC is enabled.
3
nRSTO
Output Feedback Sense. For fixed output voltage options REG1, connect this pin directly to the
output node to connect the internal feedback network to the output voltage. For adjustable output
OUT1 voltage Options REG1. The voltage at this pin is regulated to 0.625V. Connect this pin to the
center point of the output voltage feedback network between Output Node and GA to set the
output voltage.
4
Power Input for REG1. Bypass to GP1 with a high quality ceramic capacitor placed as close as
possible to the IC.
5
6
7
VP1
SW1
GP1
Switching node Output for REG1. Connect this pin to the switching end of the inductor.
Power Ground for REG1. Connect GA, GP1 together at a single point as close to the IC as
possible.
Output voltage for REG2. Capable of delivering up to 80mA of output current. Output is discharged
to ground with 650Ω resistor when disabled.
8
9
OUT2
INL
Power input for REG2, REG3. Bypass to GA with a high quality ceramic capacitor placed as close
as possible to the IC.
Output voltage for REG3. Capable of delivering up to 150mA of output current. Output is
discharged to ground with 650Ω resistor when disabled.
10
OUT3
ON2
Enable Control Input for REG2. Drive ON2 to INL or to a logic high for normal operation, drive to
GA or a logic low to disable REG2.
11
Enable control input for REG1. Drive ON1 to the VP1 or a logic high for normal operation, drive to
GA or a logic low to disable REG1.
12
ON1
Reference Noise Bypass. Connect a 0.01µF ceramic capacitor from REFBP to GA. This pin is
discharged to GA in shutdown.
13
REFBP
GA
Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP1 together at a
single point as close to the IC as possible.
14, 16
15
Enable control input for REG3. Drive ON3 to the INL or a logic high for normal operation, drive to
GA or a logic low to disable REG3.
ON3
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 4 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
ABSOLUTE MAXIMUM RATINGSc
PARAMETER
VALUE
UNIT
SW1 to GP1,
-0.3 to +6
V
INL, VP1, OUT1, OUT2, OUT3, ON1, ON2, ON3, nMSTR, nRSTO, nIRQ, REFBP to GA
SW1 to VP1
-6 to +0.3
-0.3 to +0.3
33
V
V
GP1 to GA
Junction to Ambient Thermal Resistance (θJA)
Operating Temperature Range
Junction Temperature
°C/W
°C
-40 to 85
125
°C
Storage Temperature
-55 to 150
300
°C
Lead Temperature (Soldering, 10 sec)
°C
c: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may
affect device reliability.
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 5 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
SYSTEM MANAGEMENT
ELECTRICAL CHARACTERISTICS
(VINL = 3.6V, TA = 25°C, unless otherwise specified.)
PARAMETER
INL Operating Voltage Range
INL UVLO Threshold
TEST CONDITIONS
MIN
2.7
TYP
MAX UNIT
5.5
2.7
V
V
INL Voltage Rising
INL Voltage Falling
2.25
2.5
90
INL UVLO Hysteresis
mV
MHz
µA
kΩ
V
Oscillator Frequency
1.35
1.6
1.5
500
1.85
INL Supply Current
ON1 = ON2 = ON3 = GA
nMSTR Internal Pull-Up Resistance
Logic High Input Voltage
Logic Low Input Voltage
Logic Low Output Voltage
Leakage Current
250
1.4
ON1, ON2, ON3, nMSTR
ON1, ON2, ON3, nMSTR
0.4
0.3
1
V
I
SINK = 5mA
V
nIRQ, nRSTO, VnRSTO = VnIRQ = 4.2V
µA
ms
°C
°C
nRSTO Delay
240
300
160
20
360
Thermal Shutdown Temperature
Thermal Shutdown Hysteresis
Temperature rising
Temperature falling
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 6 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
SYSTEM MANAGEMENT
FUNCTIONAL DESCRIPTION
timing and sequence. The ACT8342 asserts nIRQ
low when nMSTR is asserted low, providing a
simple means of alerting the system processor
when the user wishes to shut the system down.
Asserting nIRQ interrupts the system processor,
initiating an interrupt service routine in the
processor which will reveal that the user pressed
the push-button. The microprocessor may validate
the input, such as by ensuring that the push-button
is asserted for a minimum amount of time, then
initiates a software-controlled power-down routine,
the final step of which is to de-assert the ON1 input,
disabling REG1 and REG2 and shutting the system
down.
General Description
The ACT8342 offers an array of system
management functions that allow it to provide
optimal performance in
applications.
a
wide range of
System Startup and Shutdown
The ACT8342 features
architecture that supports a variety of software-
controlled enable/disable functions that make it a
simple yet flexible and highly configurable solution.
a
flexible control
The ACT8342 is automatically enabled when any of
the following conditions exists:
nMSTR Enable Input
1) nMSTR is asserted low, or
2) ON1 is asserted high, or
3) ON2 is asserted high, or
4) ON3 is asserted high.
In most applications, connect nMSTR to an active
low, momentary push-button switch to utilize the
ACT8342’s closed-loop enable/disable functionality.
If a momentary-on switch is not used, drive nMSTR
to GA or to a logic low to initiate a startup
sequence.
If any of these conditions is true, the ACT8342
enables and ON1 drives REG1, ON2 drives REG2,
and ON3 drives REG3.
Enable/Disable Inputs
The ACT8342 provides three manual
enable/disable inputs. When driven high, ON1
enables REG1, ON2 enables REG2, and ON3
enables OUT3.
Manual Enable Due to Asserting nMSTR Low
System startup is initiated when the user presses
the push-button, asserting nMSTR low. When this
occurs, REG1 is enabled, which in turn enables the
processor to allow it to control the system power up
sequence. Once the power-up routine is
successfully completed, the microprocessor must
assert ON1 so that the ACT8342 remains enabled
after the push-button is released by the user. Upon
completion of the start-up sequence the processor
assumes control of the power system and all further
operation is software-controlled.
nIRQ Output
The ACT8342 provides an active-low, open-drain
push-button status output that sinks current when
nMSTR is driven to a logic-low. Connect a pull-up
resistor from nIRQ to an appropriate voltage supply.
nIRQ is typically used to drive the interrupt input of
the system processor, and is useful in a variety of
software-controlled enable/disable control routines.
Manual Enable Due to Asserting ON1 High
Thermal Shutdown
The ACT8342 is compatible with applications that
do not utilize it’s push-button control function, and
may be enabled by simply driving ON1 to a logic-
high. In this case, the signal driving ON1 controls
enable/disable timing, although software-controlled
enable/disable sequences are still supported if the
processor assumes control of the power system
once the startup sequence is completed.
The ACT8342 integrates thermal shutdown
protection circuitry to prevent damage resulting
from excessive thermal stress, as may be
encountered under fault conditions. This circuitry
disables all regulators if the ACT8342 die
temperature exceeds 160°C, and prevents the
regulators from being enabled until the IC
temperature drops by 20°C (typ).
Shutdown Sequence
Once a successful power-up routine is completed,
the system processor controls the operation of the
power system, including the system shutdown
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 7 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
SYSTEM MANAGEMENT
TYPICAL PERFORMANCE CHARACTERISTICS
(VINL = 3.6V, TA = 25°C, unless otherwise specified.)
Oscillator Frequency vs. Temperature
1.71
1.68
1.65
1.62
1.59
1.56
1.53
1.50
20
40
60
85
-40
-20
0
Temperature (°C)
Startup Sequence
CH1
CH2
CH3
CH4
TIME: 100ms/div
CH1: VnMSTR, 5V/div
CH2: VnRSTO, 2V/div
CH3: VON1, 5V/div
CH4: VOUT1, 2V/div
Shutdown Sequence
CH1
CH2
CH3
CH4
CH1: VnMSTR, 5V/div
TIME: 100ms/div
CH2: VnIRQ, 2V/div
CH3: VON1, 5V/div
CH4: VOUT1, 2V/div
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 8 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
STEP-DOWN DC/DC CONVERTER
ELECTRICAL CHARACTERISTICS (REG1)
(VVP1 = 3.6V, TA = 25°C, unless otherwise specified.)
PARAMETER
TEST CONDITIONS
MIN
3.1
TYP
MAX
5.5
UNIT
V
VP1 Operating Voltage Range
VP1 UVLO Threshold
VP1 UVLO Hysteresis
Standby Supply Current
Shutdown Supply Current
Input Voltage Rising
Input Voltage Falling
2.9
3
3.1
V
90
mV
µA
µA
130
0.1
200
1
ON1 = GA, VVP1 = 4.2V
Adjustable Output Option Regulation
Voltage
0.625
V
V
c
V
V
V
NOM1 < 1.3V, IOUT1 = 10mA
-2.4%
-1.2%
VNOM1
+1.8%
Output Voltage Regulation Accuracy
NOM1 ≥ 1.3V, IOUT1 = 10mA
VNOM1 +1.8%
Line Regulation
Load Regulation
Current Limit
VP1 = Max(VNOM1 + 1V, 3.2V) to 5.5V
0.15
0.0017
0.6
%/V
%/mA
A
I
OUT1 = 10mA to 350mA
0.45
1.35
VOUT1 ≥ 20% of VNOM1
1.6
530
0.52
0.27
1.85
MHz
kHz
Ω
Oscillator Frequency
VOUT1 = 0V
PMOS On-Resistance
NMOS On-Resistance
SW1 Leakage Current
Power Good Threshold
Minimum On-Time
I
SW1 = -100mA
SW1 = 100mA
0.88
0.46
1
I
Ω
V
VP1 = 5.5V, VSW1 = 5.5V or 0V
µA
94
70
%VNOM1
ns
c: VNOM1 refers to the nominal output voltage level for VOUT1 as defined by the Ordering Information section.
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 9 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
STEP-DOWN DC/DC CONVERTER
TYPICAL PERFORMANCE CHARACTERISTICS
(ACT8342QKCQI, VVP1 = 3.6V, L = 3.3µH, CVP1 = 2.2μF, COUT1 = 10μF, TA = 25°C, unless otherwise specified.)
REG1 Efficiency vs. Load Current
REG1 Transient Peak Inductor Current
95
90
85
80
75
70
65
60
650
630
VOUT1 = 1.2V
VIN = 3.6V
VIN = 4.2V
610
590
570
550
55
50
1000
1
10
100
3.0
3.5
4.0
4.5
5.0
5.5
Output Current (mA)
VP1 Voltage (V)
REG1 MOSFET Resistance
REG1 Load Regulation
600
0.2
500
400
0.0
-0.2
-0.4
-0.6
-0.8
PMOS
NMOS
3.6V
4.2V
300
200
100
0
-1.0
0
50
100
150
200
250
300 350 400
2.5
3.0
3.5
4.0
4.5
5.0
5.5
Output Current (mA)
VP1 Voltage (V)
OUT1 Regulation Voltage
0.67
0.56
0.44
0.33
0.22
IOUT1 = 35mA
0.11
0.00
-0.11
-0.22
-0.33
-0.44
-0.56
-0.67
-40
-20
0
20
40
60
85
Temperature (°C)
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 10 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
STEP-DOWN DC/DC CONVERTER
FUNCTIONAL DESCRIPTION
Input Capacitor Selection
General Description
The input capacitor reduces peak currents and
noise induced upon the voltage source. A 2.2µF
ceramic input capacitor is recommended for most
applications.
REG1 is
a
fixed-frequency, current-mode,
synchronous PWM step-down converters that
achieves a peak efficiency of up to 97%. REG1 is
capable of supplying up to 350mA of output current
and operates with a fixed frequency of 1.6MHz,
minimizing noise in sensitive applications and
allowing the use of small external components.
REG1 is available with a variety of standard and
custom output voltages, as well as an adjustable
output voltage option.
Output Capacitor Selection
For most applications, a 10µF ceramic output
capacitor is recommended. Although REG1 was
designed to take advantage of the benefits of
ceramic capacitors, namely small size and very-low
ESR, low-ESR tantalum capacitors can provide
acceptable results as well.
100% Duty Cycle Operation
REG1 is capable of operating at up to 100% duty
cycle. During 100% duty-cycle operation, the
high-side power MOSFET is held on continuously,
providing a direct connection from the input to the
output (through the inductor), ensuring the lowest
possible dropout voltage in battery-powered
applications.
Inductor Selection
REG1 utilizes current-mode control and
a
proprietary internal compensation scheme to
simultaneously simplify external component
selection and optimize transient performance over
its full operating range. REG1 was optimized for
operation with a 3.3µH inductor, although inductors
in the 2.2µH to 4.7µH range can be used. Choose
an inductor with a low DC-resistance, and avoid
inductor saturation by choosing inductors with DC
ratings that exceed the maximum output current of
the application by at least 30%.
Synchronous Rectification
REG1 features an integrated n-channel
synchronous rectifier, which maximizes efficiency
and minimizes the total solution size and cost by
eliminating the need for an external rectifier.
Thermal Shutdown
Enabling and Disabling REG1
The ACT8342 integrates thermal shutdown
protection circuitry to prevent damage resulting
from excessive thermal stress, as may be
encountered under fault conditions. This circuitry
disables all regulators if the ACT8342 die
temperature exceeds 160°C, and prevents the
regulators from being enabled until the IC
temperature drops by 20°C (typ).
REG1 is enabled or disabled using ON1. Drive ON1
to a logic-high to enable REG1. Drive ON1 to a
logic-low to disable REG1, reducing supply current
to less than 1µA.
Soft-Start
REG1 includes internal soft-start circuitry, and
enabled its output voltage tracks an internal 80µs
soft-start ramp so that it powers up in a monotonic
manner that is independent of loading.
Output Voltage Programming
Figure 4 shows the feedback network necessary to
set the output voltage when using the adjustable
output voltage option. Select components as
follows: Set RFB2 = 51Kꢀ, then calculate RFB1 using
the following equation:
Compensation
REG1 utilizes current-mode control and
a
proprietary internal compensation scheme to
simultaneously simplify external component
selection and optimize transient performance over
its full operating range. No compensation design is
required, simply follow a few simple guidelines
described below when choosing external
components.
⎛
⎞
VOUT1
VFB
(1)
⎜
⎜
⎟
⎟
RFB1 = RFB2
−1
⎝
⎠
Where VFB is 0.625V
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 11 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
STEP-DOWN DC/DC CONVERTER
Figure 4:
Output Voltage Programming
OUT1
CFF
RFB1
ACT8342
OUT1
VFB
RFB2
Finally choose CFF using the following equation:
2.2 ×10 −6
CFF
=
(2)
RFB1
where RFB1 = 47kꢀ, use 47pF.
PCB Layout Considerations
High switching frequencies and large peak currents
make PC board layout an important part of step-
down DC/DC converter design. A good design
minimizes excessive EMI on the feedback paths
and voltage gradients in the ground plane, both of
which can result in instability or regulation errors.
Step-down DC/DCs exhibit discontinuous input
current, so the input capacitors should be placed as
close as possible to the IC, and avoiding the use of
vias if possible. The inductor, input filter capacitor,
and output filter capacitor should be connected as
close together as possible, with short, direct, and
wide traces. The ground nodes for each regulator's
power loops should be connected at a single point
in a star-ground configuration, and this point should
be connected to the backside ground plane with
multiple vias. For fixed output voltage options,
connect the output node directly to the OUT1 pin.
For adjustable output voltage options, connect the
feedback resistors and feed-forward capacitor to
the OUT1 pin through the shortest possible route. In
both cases, the feedback path should be routed to
maintain sufficient distance from switching nodes to
prevent noise injection. Finally, the exposed pad
should be directly connected to the backside
ground plane using multiple vias to achieve low
electrical and thermal resistance.
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 12 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
LOW-DROPOUT LINEAR REGULATORS
ELECTRICAL CHARACTERISTICS (REG2)
(VINL = 3.6V, COUT2 = 1µF, TA = 25°C, unless otherwise specified.)
PARAMETER
INL Operating Voltage Range
INL UVLO Threshold
TEST CONDITIONS
MIN
3.1
TYP
MAX UNIT
5.5
3.1
V
V
V
V
INL Input Rising
INL Input Falling
2.9
3
UVLO Hysteresis
V
0.1
1
TA = 25°C
-1.2
-2.5
VNOM2
VNOM2
0
+2
+3
Output Voltage Accuracy
%
TA = -40°C to 85°C
Line Regulation Error
Load Regulation Error
VINL = Max(VOUT2 + 0.5V, 3.6V) to 5.5V
mV
I
OUT2 = 1mA to 80mA
-0.004
70
%/mA
f = 1kHz, IOUT2 = 80mA, COUT2 = 1µF
f = 10kHz, IOUT2 = 80mA, COUT2 = 1µF
Regulator Enabled
Power Supply Rejection Ratio
dB
µA
60
50
Supply Current per Output
Regulator Disabled
0
Dropout Voltage2
IOUT2 = 40mA, VOUT2 > 3.1V
100
200
80
mV
mA
mA
µs
Output Current
Current Limite
VOUT2 = 95% of regulation voltage
90
Internal Soft-Start
100
89
Power Good Flag High Threshold
Output Noise
VOUT2, hysteresis = -4%
%
COUT2 = 10µF, f = 10Hz to 100kHz
40
µVRMS
µF
Stable COUT2 Range
Discharge Resistor in Shutdown
1
20
LDO Disabled
650
ꢀ
c: VNOM2 refers to the nominal output voltage level for VOUT2 as defined by the Ordering Information section.
d: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the
regulation voltage at 1V differential voltage.
e: LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage.
Under heavy overload conditions the output current limit folds back by 30% (typ)
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 13 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
LOW-DROPOUT LINEAR REGULATORS
ELECTRICAL CHARACTERISTICS (REG3)
(VINL = 3.6V, COUT3 = 1µF, TA = 25°C, unless otherwise specified.)
PARAMETER
INL Operating Voltage Range
INL UVLO Threshold
TEST CONDITIONS
MIN
3.1
TYP
MAX UNIT
5.5
3.1
V
V
V
V
INL Input Rising
INL Input Falling
2.9
3
UVLO Hysteresis
V
0.1
1
TA = 25°C
-1.2
-2.5
VNOM3
VNOM3
0
+2
+3
Output Voltage Accuracy
%
TA = -40°C to 85°C
Line Regulation Error
Load Regulation Error
VINL = Max(VOUT3 + 0.5V, 3.6V) to 5.5V
mV
I
OUT3 = 1mA to 150mA
-0.004
70
%/mA
f = 1kHz, IOUT3 = 150mA, COUT3 = 1µF
f = 10kHz, IOUT3 = 150mA, COUT3 = 1µF
Regulator Enabled
Power Supply Rejection Ratio
dB
µA
60
50
Supply Current per Output
Regulator Disabled
0
Dropout Voltage2
IOUT3 = 80mA, VOUT3 > 3.1V
100
200
150
mV
mA
mA
µs
Output Current
Current Limite
VOUT3 = 95% of regulation voltage
170
Internal Soft-Start
100
89
Power Good Flag High Threshold
Output Noise
VOUT3, hysteresis = -4%
%
COUT3 = 10µF, f = 10Hz to 100kHz
40
µVRMS
µF
Stable COUT3 Range
Discharge Resistor in Shutdown
1
20
LDO Disabled
650
ꢀ
c: VNOM3 refers to the nominal output voltage level for VOUT2 as defined by the Ordering Information section.
d: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the
regulation voltage at 1V differential voltage.
e: LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage.
Under heavy overload conditions the output current limit folds back by 30% (typ)
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 14 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
LOW-DROPOUT LINEAR REGULATORS
TYPICAL PERFORMANCE CHARACTERISTICS
(ACT8342QKCQI, VINL = 5V, TA = 25°C, unless otherwise specified.)
Output Voltage Deviation vs. Temperature
Load Regulation
0.20
0.5
0.4
0.3
0.2
0.1
ILOAD = 0mA
0.15
0.10
0.05
LDO3
0.0
-0.1
-0.2
-0.3
-0.4
-0.5
0.00
LDO2
-0.05
-0.10
-0.15
-0.20
-15
-40
10
35
60
85
20
40
60
80
100
120
140
160
0
Temperature (°C)
Load Current (mA)
LDO2 Dropout voltage vs. Output current
LDO3 Dropout voltage vs. Output current
300
250
200
150
200
160
3.1V
120
80
3.1V
3.7V
3.7V
100
50
0
40
0
0
20
40
60
80
100
120
20
160
0
40
60
80
100 120
140
Output Current (mA)
Output Current (mA)
Region of Stable COUT ESR vs. Output Current
LDO Output Voltage Noise
1
CH1
0.1
Stable ESR
0.01
CH1: VOUTx, 200µV/div (AC COUPLED)
TIME: 200ms/div
0
50
100
150
Output Current (mA)
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 15 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
LOW-DROPOUT LINEAR REGULATORS
FUNCTIONAL DESCRIPTION
A good design places input and output capacitors
as close to the LDO inputs and output as possible,
General Description
REG2 and REG3 are low-noise, low-dropout linear
regulators (LDOs) that are optimized for low-noise
and high-PSRR operation, achieving more than
60dB PSRR at frequencies up to 10kHz.
and utilizes a star-ground configuration for all
regulators to prevent noise-coupling through
ground. Output traces should be routed to avoid
close proximity to noisy nodes, particularly the SW
nodes of the DC/DCs.
Output Current Capability
REG2 supplies up to 80mA while REG3 supplies up
to 150mA of load current. Excellent performance is
achieved over each regulator's entire load current
ranges.
Output Current Limit
In order to ensure safe operation under over-load
conditions, each LDO features current-limit circuitry
with current fold-back. The current-limit circuitry
limits the current that can be drawn from the output,
providing protection in over-load conditions. For
additional protection under extreme over current
conditions, current-fold-back protection reduces the
current-limit by approximately 30% under extreme
overload conditions.
Enabling and Disabling the LDOs
REG2 and REG3 are enabled or disabled using
ON2 and ON3. Drive ON2 and ON3 to a logic-high
to enable REG2 and REG3. Drive ON2 and ON3 to
a logic-low to disable REG2 and REG3, reducing
supply current to less than 1µA.
Output Capacitor Selection
REG2 and REG3 each require only a small ceramic
capacitor for stability. For best performance, each
output capacitor should be connected directly
between the OUT2 and OUT3 and G pins as
possible, with a short and direct connection. To
ensure best performance for the device, the output
capacitor should have a minimum capacitance of
1µF, and ESR value between 10mꢀ and 200mꢀ.
High quality ceramic capacitors such as X7R and
X5R dielectric types are strongly recommended.
PCB Layout Considerations
The ACT8342’s LDOs provide good DC, AC, and
noise performance over a wide range of operating
conditions, and are relatively insensitive to layout
considerations. When designing a PCB, however,
careful layout is necessary to prevent other circuitry
from degrading LDO performance.
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 16 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev 3, 11-Sep-09
PACKAGE INFORMATION
PACKAGE OUTLINE
TQFN33-16 PACKAGE OUTLINE AND DIMENSIONS
D
DIMENSION IN
MILLIMETERS
DIMENSION IN
INCHES
SYMBOL
MIN
0.700
0.000
0.153
2.900
2.900
1.600
1.600
0.180
MAX
0.800
0.050
0.253
3.100
3.100
1.800
1.800
0.300
MIN
0.028
0.000
0.006
0.114
0.114
0.063
0.063
0.007
MAX
0.031
0.002
0.010
0.122
0.122
0.071
0.071
0.012
A
A1
A3
D
E
E
D2
E2
b
e
0.500 TYP
0.020 TYP
e
L
0.300
0.200
0.500
0.400
0.012
0.008
0.020
0.016
K
E1
Active-Semi, Inc. reserves the right to modify the circuitry or specifications without notice. Users should evaluate each product to make
sure that it is suitable for their applications. Active-Semi products are not intended or authorized for use as critical components in life-
support devices or systems. Active-Semi, Inc. does not assume any liability arising out of the use of any product or circuit described in
this datasheet, nor does it convey any patent license.
Active-Semi and its logo are trademarks of Active-Semi, Inc. For more information on this and other products, contact sales@active-
semi.com or visit http://www.active-semi.com. For other inquiries, please send to:
1270 Oakmead Parkway, Suite 310, Sunnyvale, California 94085-4044, USA
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 17 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
相关型号：
©2020 ICPDF网 联系我们和版权申明