5962-9684101HXC [ADI]

28 V/100 W DC/DC Converters with Integral EMI Filter; 28 V / 100 W和积分EMI滤波器的DC / DC转换器
5962-9684101HXC
型号: 5962-9684101HXC
厂家: ADI    ADI
描述:

28 V/100 W DC/DC Converters with Integral EMI Filter
28 V / 100 W和积分EMI滤波器的DC / DC转换器

转换器 CD 局域网
文件: 总20页 (文件大小:262K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
28 V/100 W DC/DC Converters  
with Integral EMI Filter  
a
ADDC02812DA/ADDC02815DA  
FEATURES  
FUNCTIO NAL BLO CK D IAGRAM  
28 V dc Input, ؎12 V dc @ 8.34 A, 100 W Output  
(ADDC02812DA)  
28 V dc Input, ؎15 V dc @ 6.68 A, 100 W Output  
(ADDC02815DA)  
Integral EMI Filter Designed to Meet MIL-STD-461D  
Low Weight: 80 Gram s  
ADDC02812DA/ADDC02815DA  
–SENSE  
OUTPUT SIDE  
CONTROL  
CIRCUIT  
+SENSE  
ADJUST  
STATUS  
–V  
OUT  
NAVMAT Derated  
Many Protection and System Features  
–V  
V
V
FIXED  
FREQUENCY  
DUAL  
INTERLEAVED  
POWER TRAIN  
OUT  
AUX  
INHIBIT  
SYNC  
OUTPUT  
FILTER  
COM  
INPUT SIDE  
CONTROL  
CIRCUIT  
V
COM  
APPLICATIONS  
Com m ercial and Military Airborne Electronics  
Missile Electronics  
+V  
I
OUT  
OUT  
SHARE  
+V  
TEMP  
–V  
IN  
Space-Based Antennae and Vehicles  
Mobile/ Portable Ground Equipm ent  
EMI FILTER  
+V  
IN  
GENERAL D ESCRIP TIO N  
P RO D UCT H IGH LIGH TS  
T he ADDC02812DA and ADDC02815DA hybrid military dc/  
dc converters with integral EMI filter offer the highest power  
density of any dc/dc power converters with their features and in  
their power range available today. T he converters with integral  
EMI filter are a fixed frequency, 1 MHz, square wave switching  
dc/dc power supply. T hey are not variable frequency resonant  
converters. In addition to many protection features, these con-  
verters have system level features that allow them to be used as a  
component in larger systems as well as a stand-alone power  
supply. T he units are designed for high reliability and high  
performance applications where saving space and/or weight are  
critical.  
1. 60 W/cubic inch power density with an integral EMI filter  
designed to meet all applicable requirements in MIL-ST D-  
461D when installed in a typical system setup  
2. Light weight: 80 grams  
3. Operational and survivable over a wide range of input  
conditions: 16 V–50 V dc; survives low line, high line, and  
positive and negative transients  
4. High reliability; NAVMAT derated  
5. Protection features include:  
Output Overvoltage Protection  
Output Short Circuit Current Protection  
T hermal Monitor/Shutdown  
Input Overvoltage Shutdown  
Input T ransient Protection  
T he ADDC02812DA and ADDC02815DA are available in a  
hermetically sealed, molybdenum based hybrid package and are  
easily heatsink mountable. T hree screening levels are available,  
including military SMD.  
6. System level features include:  
Current Sharing for Parallel Operation  
Inhibit Control  
Output Status Signal  
Synchronization for Multiple Units  
Input Referenced Auxiliary Voltage  
REV. A  
Inform ation furnished by Analog Devices is believed to be accurate and  
reliable. However, no responsibility is assum ed by Analog Devices for its  
use, nor for any infringem ents of patents or other rights of third parties  
which m ay result from its use. No license is granted by im plication or  
otherwise under any patent or patent rights of Analog Devices.  
One Technology Way, P.O. Box 9106, Norw ood, MA 02062-9106, U.S.A.  
Tel: 781/ 329-4700  
Fax: 781/ 326-8703  
World Wide Web Site: http:/ / w w w .analog.com  
© Analog Devices, Inc., 1997  
ADDC02812DA/ADDC02815DASPECIFICATIONS  
(T = 25؇C, V = 28 V dc unless otherwise noted; full temperature range is –55؇C to  
+90؇C; all temperatures are case and T is the temperature measured at the center of the package bottom.)  
ELECTRICAL CHARACTERISTICS  
C
IN  
C
Case  
Test  
AD D C02812D A  
AD D C02815D A  
P aram eter  
Tem p Level Conditions  
Min  
Typ  
Max  
Min  
Typ  
Max  
Units  
INPUT CHARACT ERIST ICS  
Steady State Operating Input  
Voltage Range1 (12 V)  
Full  
Full  
Full  
VI  
VI  
VI  
IO = ±0.42 A to ±4.17 A  
IO = ±0.34 A to ±3.34 A  
IO = ±0.42 A to ±3.34 A  
IO = ±0.34 A to ±2.67 A  
18  
28  
40  
50  
V dc  
V dc  
V dc  
Steady State Operating Input  
Voltage Range1 (15 V)  
18  
28  
40  
Abnormal Operating Input Voltage  
Range (per MIL-ST D-704D)1 (12 V)  
Abnormal Operating Input Voltage  
Range (per MIL-ST D-704D)1 (15 V)  
Input Voltage Shutdown (12 V/15 V)  
No Load Input Current (12 V/15 V)  
Disabled Input Current (12 V/15 V)  
16  
50  
Full  
VI  
I
I
16  
50  
50  
55  
100  
2
V dc  
V dc  
mA  
+25°C  
+25°C  
Full  
52  
85  
1
55  
100  
2
52  
85  
1
VI  
mA  
OUT PUT CHARACT ERIST ICS2, 3, 4  
Regulated Output Voltage (+12 V)  
+25°C  
Full  
I
IO = ±0.42 A to ±4.17 A,  
VIN = 18 to 40 V dc  
IO = ±0.42 A to ±4.17 A,  
VIN = 18 to 40 V dc  
IO = ±0.42 A to ±4.17 A,  
VIN = 16 to 50 V dc  
IO = ±0.34 A to ±3.34 A,  
VIN = 18 to 40 V dc  
IO = ±0.34 A to ±3.34 A,  
VIN = 18 to 40 V dc  
IO = ±0.34 A to ±3.34 A,  
VIN = 16 to 50 V dc  
IO = ±0.42 A to ±4.17 A,  
VIN = 18 to 40 V dc  
IO = ±0.42 A to ±4.17 A,  
VIN = 18 to 40 V dc  
IO = ±0.42 A to ±4.17 A,  
VIN = 16 to 50 V dc  
IO = ±0.34 A to ±3.34 A,  
VIN = 18 to 40 V dc  
IO = ±0.34 A to ±3.34 A,  
VIN = 18 to 40 V dc  
IO = ±0.34 A to ±3.34 A,  
VIN = 16 to 50 V dc  
IO = ±4.17 A,  
VIN = 18 to 40 V dc  
IO = ±3.34 A,  
VIN = 18 to 40 V dc  
VIN = 28 V dc,  
IO = ±0.42 A to +4.17 A  
VIN = 28 V dc,  
IO = ±0.34 A to +3.34 A  
IO = ±4.17 A,  
5 kHz – 2 MHz BW  
IO = ±3.34 A,  
5 kHz – 2 MHz BW  
VO = ±12 V dc,  
VIN = 18 to 40 V dc  
VO = ±15 V dc,  
+11.88 +12.00 +12.12  
V dc  
V dc  
V dc  
VI  
VI  
I
+11.76  
+11.76  
+12.24  
+12.24  
Full  
Regulated Output Voltage (+15 V)  
+25°C  
Full  
+14.85 +15.00 +15.15 V dc  
VI  
VI  
I
+14.70  
+14.70  
+15.30 V dc  
+15.30 V dc  
V dc  
Full  
Cross Regulated Output Voltage (–12 V)  
Cross Regulated Output Voltage (–15 V)  
+25°C  
Full  
–12.24 –12.00 –11.76  
VI  
VI  
I
–12.36  
–12.36  
–11.64  
–11.64  
V dc  
Full  
V dc  
+25°C  
Full  
–14.70 –15.00 –15.30 V dc  
VI  
VI  
V
V
V
V
I
–14.55  
–14.55  
–15.45 V dc  
Full  
–15.45 V dc  
Line Regulation (12 V)  
Line Regulation (15 V)  
Load Regulation (12 V)  
Load Regulation (15 V)  
+25°C  
+25°C  
+25°C  
+25°C  
+25°C  
+25°C  
Full  
4
4
mV  
mV  
mV  
mV  
5
6
Output Ripple/Noise (Regulated +12 V)5  
(Cross Regulated –12 V)5  
45  
55  
mV p-p  
mV p-p  
mV p-p  
mV p-p  
A
Output Ripple/Noise (Regulated +15 V)5  
(Cross Regulated –15 V)5  
I
45  
50  
T otal Output Current (IO) 12 V  
VI  
VI  
V
V
0.833  
8.34  
T otal Output Current (IO) 15 V  
Full  
0.68  
6.68  
A
VIN = 18 to 40 V dc  
IO = ±4.17 A, Open  
Remote Sense Connection  
IO = ±3.34 A, Open  
Remote Sense Connection  
VO = 90% VOUT Nom  
Output Overvoltage Protection (12 V)  
Output Overvoltage Protection (15 V)  
+25°C  
+25°C  
118  
130  
% V nom  
% V nom  
118  
130  
Output Current Limit (12 V/15 V)  
Output Short Circuit Current (12 V/15 V)  
+25°C  
+25°C  
V
I
% IO max  
A
15.5  
14.5  
ISOLAT ION CHARACT ERIST ICS  
Isolation Voltage  
+25°C  
I
Input to Output or Any Pin 100  
to Case at 500 V dc  
100  
M Ω  
–2–  
REV. A  
ADDC02812DA/ADDC02815DA  
Case  
Test  
AD D C02812D A  
AD D C02815D A  
P aram eter  
Tem p Level Conditions  
Min  
Typ  
Max  
Min  
Typ  
Max  
Units  
DYNAMIC CHARACT ERIST ICS6  
Output Voltage Deviation Due to Step  
Change in Load (12 V)  
Output Voltage Deviation Due to Step  
Change in Load (15 V)  
+25°C  
+25°C  
+25°C  
V
V
V
IO = ±2.08 A to ±4.17 A  
or ±4.17 A to ±2.08 A  
IO = ±1.67 A to ±3.34 A  
or ±3.34 A to ±1.67 A  
IO = ±2.08 A to ±4.17 A  
or ±4.17 A to ±2.08 A  
di/dt = 0.5 A/µs, Measured  
to Within 2% of Final Value  
IO = ±1.67 A to ±3.34 A or  
±3.34 A to ±1.67 A,  
0.850  
V
V
µs  
0.850  
Response T ime Due to Step  
Change in Load (12 V)  
150  
Response T ime Due to Step Change  
in Load (15 V)  
+25°C  
V
150  
µs  
di/dt = 0.5 A/µs, Measured  
to Within 2% of Final Value  
IO = ±4.17 A, from Inhibit  
High to Status High  
IO = ±3.34 A, from Inhibit  
High to Status High  
Soft Start T urn-On T ime (12 V)  
Soft Start T urn-On T ime (15 V)  
+25°C  
+25°C  
I
I
6
15  
ms  
ms  
6
15  
T HERMAL CHARACT ERIST ICS  
Efficiency (12 V)  
+25°C  
+90°C VI  
–55°C VI  
+25°C  
+90°C VI  
–55°C VI  
+25°C  
+90°C VI  
–55°C VI  
+25°C  
+90°C VI  
–55°C VI  
I
IO = ±2.5 A  
IO = ±2.5 A  
IO = ±2.5 A  
IO = ±4.17 A  
IO = ±4.17 A  
IO = ±4.17 A  
IO = ±2.0 A  
IO = ±2.0 A  
IO = ±2.0 A  
IO = ±3.34 A  
IO = ±3.34 A  
IO = ±3.34 A  
IO = ±4.17 A  
IO = ±3.34 A  
81  
81  
80  
81  
81  
80  
85  
85  
%
%
%
%
%
%
%
%
%
%
%
%
°C  
°C  
I
Efficiency (15 V)  
I
81  
81  
80  
81  
81  
80  
85  
85  
I
Hottest Junction T emperature7 (12 V)  
Hottest Junction T emperature7 (15 V)  
+90°C  
+90°C  
V
V
110  
4.8  
110  
CONT ROL CHARACT ERIST ICS  
Clock Frequency (12 V)  
Clock Frequency (15 V)  
Adjust (Pin 3) VADJ (12 V)  
Adjust (Pin 3) VADJ (15 V)  
Status (Pin 4)  
Full  
Full  
+25°C  
+25°C  
VI  
VI  
I
IO = ±0.42 A  
IO = ±0.34 A  
0.85  
4.7  
0.99  
4.9  
MHz  
MHz  
V
0.85  
5.9  
0.99  
6.1  
I
6.0  
V
VOH  
VOL  
+25°C  
+25°C  
I
I
IOH = 400 µA  
IOL = 1 mA  
2.4  
4.0  
0.15  
2.4  
4.0  
0.15  
V
V
0.7  
0.7  
VAUX (Pin 5)  
VO (nom) (12 V)  
+25°C  
+25°C  
I
I
IAUX = 5 mA, Load  
Current = ±4.17 A  
13.00 13.5  
14.00  
V
V
VAUX (Pin 5)  
VO (nom) (15 V)  
IAUX = 5 mA, Load  
13.5  
13.9  
14.5  
Current = ±3.34 A  
Inhibit (Pin 6)  
VIL  
IIL  
VI (Open Circuit)  
SYNC (Pin 7)8  
VIH  
+25°C  
+25°C  
+25°C  
I
I
I
0.5  
1.2  
15  
0.5  
1.2  
15  
V
mA  
V
VIL = 0.5 V  
+25°C  
+25°C  
+25°C  
+25°C  
+25°C  
I
I
I
I
4.0  
2.65  
4.0  
V
µA  
V
V
V
IIH  
VIH = 7.0 V  
Load Current = ±4.17 A  
Load Current = ±3.34 A  
175  
2.85  
175  
ISHARE (Pin 8) (12 V)  
ISHARE (Pin 8) (15 V)  
T emp (Pin 9)  
2.75  
3.90  
2.65  
2.75  
3.90  
2.85  
V
NOT ES  
1Military subgroups apply only to military qualified devices.  
250 V dc upper limit rated for transient condition of up to 50 ms. 16 V dc lower limit rated for continuous operation during emergency condition. Steady state and abnormal  
input voltage range require source impedance sufficient to insure input stability at low line. See sections entitled System Instability Considerations and Input Voltage Range.  
3Measured at the remote sense points.  
4Output characteristics tested with balanced loads on each output; however, unit operates with unbalanced loads up to 90%/10% split.  
5Regulated output typically performs with less ripple than cross regulated output. 100% test is performed with VD+ regulated and VD– cross regulated.  
6CLOAD = 0.  
7Refer to section entitled T hermal Characteristics for more information.  
8Unit has internal pull-down; refer to section entitled Pin 7 (SYNC).  
Specifications subject to change without notice.  
–3–  
REV. A  
ADDC02812DA/ADDC02815DA  
ABSO LUTE MAXIMUM RATINGS*  
P IN D ESCRIP TIO NS  
Function  
INHIBIT . . . . . . . . . . . . . . . . . . . . . . . . . . 50 V dc, –0.5 V dc  
SYNC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V dc, –0.5 V dc  
ISHARE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 V dc, –0.5 V dc  
T EMP . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 V dc, –0.3 V dc  
Lead Soldering T emp (10 sec) . . . . . . . . . . . . . . . . . . . +300°C  
Storage T emperature . . . . . . . . . . . . . . . . . . –65°C to +150°C  
Maximum Junction T emperature . . . . . . . . . . . . . . . . +150°C  
Maximum Case Operating T emperature . . . . . . . . . . . +125°C  
P in  
No. Nam e  
1
–SENSE  
Feedback loop connection for remote sensing  
output voltage. Must always be connected for  
proper operation.  
2
+SENSE Feedback loop connection for remote sensing  
output voltage. Must always be connected  
for proper operation.  
*Absolute maximum ratings are limiting values, to be applied individually, and  
beyond which the serviceability of the circuit may be impaired. Functional  
operability under any of these conditions is not necessarily implied. Exposure of  
absolute maximum rating conditions for extended periods of time may affect  
device reliability.  
3
4
ADJUST Adjusts output voltage setpoint.  
ST AT US Indicates output voltage is within ±5% of  
nominal. Active high referenced to –SENSE  
(Pin 1).  
O RD ERING GUID E  
O perating  
5
6
7
8
VAUX  
Low level dc auxiliary voltage supply refer-  
enced to input return (Pin 10).  
Tem perature  
Range (Case)  
P ackage  
D escription  
Model  
INHIBIT Power supply disable. Active low and refer-  
enced to input return (Pin 10).  
ADDC02812DAKV  
ADDC02812DAT V  
5962-9684101HXC  
–40°C to +85°C  
–55°C to +90°C  
Hermetic  
Hermetic  
SYNC  
Clock synchronization input for multiple  
units; referenced to input return (Pin 10).  
(ADDC02812DATV/QMLH) –55°C to +125°C Hermetic  
ISHARE  
Current share pin which allows paralleled  
units to share current typically within ±5% at  
full load; referenced to input return (Pin 10).  
ADDC02815DAKV  
ADDC02815DAT V  
5962-9684201HXC  
–40°C to +85°C  
–55°C to +90°C  
Hermetic  
Hermetic  
9
T EMP  
Case temperature indicator and temperature  
shutdown override; referenced to input return  
(Pin 10).  
(ADDC02815DATV/QMLH) –55°C to +125°C Hermetic  
EXP LANATIO N O F TEST LEVELS  
Test Level  
10  
11  
12  
–VIN  
Input Return.  
+VIN  
+VOUT  
+28 V Nominal Input Bus.  
I
II  
100% production tested.  
100% production tested at +25°C, and sample tested  
at specified temperatures.  
+12 V dc Output (ADDC02812DA).  
+15 V dc Output (ADDC02815DA).  
III  
IV  
Sample tested only.  
Parameter is guaranteed by design and characterization  
testing.  
13  
+VOUT  
+12 V dc Output (ADDC02812DA).  
+15 V dc Output (ADDC02815DA).  
14  
15  
16  
VCOMMON Output Return.  
VCOMMON Output Return.  
V
VI  
Parameter is a typical value only.  
All devices are 100% production tested at +25°C. 100%  
production tested at temperature extremes for military  
temperature devices; guaranteed by design and charac-  
terization testing for industrial devices.  
–VOUT  
–12 V dc Output (ADDC02812DA).  
–15 V dc Output (ADDC02815DA).  
17  
–VOUT  
–12 V dc Output (ADDC02812DA).  
–15 V dc Output (ADDC02815DA).  
P IN CO NFIGURATIO N  
1
17  
TOP  
VIEW  
12  
11  
CAUTIO N  
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily  
accumulate on the human body and test equipment and can discharge without detection. Although  
the ADDC02812DA/ADDC02815DA feature proprietary ESD protection circuitry, permanent  
damage may occur on devices subjected to high energy electrostatic discharges. T herefore, proper  
ESD precautions are recommended to avoid performance degradation or loss of functionality.  
WARNING!  
ESD SENSITIVE DEVICE  
REV. A  
–4–  
ADDC02812DA/ADDC02815DA  
Typical Performance Curves  
14.4  
14.2  
14.0  
13.8  
13.6  
13.4  
13.2  
13.0  
86  
28V  
84  
18V  
40V  
82  
80  
78  
76  
74  
72  
70  
V
V
T
= 28V  
= +12V  
= +25؇C  
IN  
O
C
50  
60  
70  
80  
90  
100  
10  
20  
30  
40  
50  
60  
70  
80  
90  
100  
OUTPUT POWER – Watts  
OUTPUT POWER – Watts  
Figure 1. Efficiency vs. Line and Load at +25°C  
Figure 4. Low Line Dropout vs. Load at 90°C Case  
(ADDC02812DA)  
Tem perature  
88  
1.00  
0.50  
28V  
86  
18V  
84  
82  
V
V
= 28V  
40V  
IN  
80  
78  
76  
74  
72  
70  
= ؎ 15V  
= +25؇C  
O
0.00  
T
C
–0.50  
–1.00  
10  
20  
30  
40  
50  
60  
70  
80  
90  
100  
–55  
–35  
–15  
5
25  
55  
75  
90  
OUTPUT POWER – Watts  
T
؇C  
CASE  
Figure 2. Efficiency vs. Line and Load at +25°C  
Figure 5. Norm alized Output Voltage vs. Case  
(ADDC02815DA)  
Tem perature (°C)  
87  
86  
85  
84  
83  
V
O
2V  
/DIV  
V
INHIBIT  
1ms  
–55 –45 –35 –15 –5  
5
25  
؇C  
45  
65  
85  
90  
T
CASE  
Figure 6. Output Voltage Transient During Turn-On  
with Minim um Load Displaying Soft Start When Supply  
Is Enabled  
Figure 3. Efficiency vs. Case Tem perature (°C)  
(at Nom inal VIN, 75% Max Load, ADDC02812DA)  
–5–  
REV. A  
ADDC02812DA/ADDC02815DA  
0
–10  
–20  
V
O
–30  
–40  
–50  
–60  
–70  
–80  
–90  
200mV  
/DIV  
100W  
50W  
I
O
50s  
–100  
10  
100  
1k  
10k  
50k  
FREQUENCY – Hz  
Figure 10. Audio Susceptibility (Magnitude of VOUT /VIN)  
Figure 7. Output Voltage Transient Response to a 50% to  
a 100% Step Change in Load with Zero Load Capacitance  
(ADDC02812DA)  
1000  
100  
V
O
200mV  
/DIV  
10  
100W  
50W  
I
O
50s  
1
0.01  
0.1  
1
10  
100  
FREQUENCY – kHz  
Figure 11. Increm ental Output Im pedance (Magnitude)  
Figure 8. Output Voltage Transient Response to a 50% to  
a 100% Step Change in Load with Zero Load Capacitance  
(ADDC02815DA)  
4
10  
V
= 28V  
IN  
UNREGULATED OUTPUT @ 10%  
2
V
= 18V  
IN  
1
0
FULL POWER  
–0.1  
–2  
–4  
–0.01  
10  
30  
50  
70  
90  
0.01  
0.1  
1
10  
100  
% FULL POWER REGULATED OUTPUT  
FREQUENCY – kHz  
Figure 9. Cross Regulation Envelope  
Figure 12. Increm ental Input Im pedance (Magnitude)  
REV. A  
–6–  
ADDC02812DA/ADDC02815DA  
Typical EMI Curves and Test Setup  
166  
146  
126  
106  
86  
130  
RE101 MIL–STD–461D  
CONDUCTED EMISSIONS CE–101  
110  
90  
RE101–1  
CE101–1 4.5 AMPS  
70  
50  
30  
66  
0.0001  
0.001  
0.01  
0.1  
0.0001  
0.001  
0.01  
FREQUENCY – MHz  
FREQUENCY – MHz  
Figure 13. Conducted Em issions, MIL-STD-461D, CE101,  
+28 V Hot Line 100 W Load  
Figure 15. Radiated Em issions, MIL-STD-461D, RE101,  
100 W Load  
130  
90  
CONDUCTED EMISSIONS CE–102  
RADIATED EMISSIONS RE–102  
110  
90  
70  
50  
70  
30  
RE102–2  
LIMIT 28VDC  
50  
10  
30  
0.01  
–30  
0.01  
0.1  
1
10  
0.1  
1
10  
100  
1000  
FREQUENCY – MHz  
FREQUENCY – MHz  
Figure 14. Conducted Em issions, MIL-STD-461D, CE102,  
+28 V Hot Line 100 W Load  
Figure 16. Radiated Em issions, MIL-STD-461D, RE102,  
Vertical Polarity, 100 W Load  
+V  
+V  
OUT  
IN  
82nF  
82nF  
LISN  
1⍀  
100F  
1/4⍀  
2F  
0.1F  
LISN  
–V  
RETURN  
IN  
TWO METERS OF  
TWISTED CABLE  
CASE  
GROUND PLANE  
NOTE: 100F CAPACITOR AND 1RESISTOR PROVIDE STABILIZATION FOR 100H DIFFERENTIAL SOURCE INDUCTANCE  
INTRODUCED BY THE LISNs. REFER TO SECTION ON EMI CONSIDERATIONS FOR MORE INFORMATION.  
Figure 17. Schem atic of Test Setup for EMI Measurem ents  
Note: Figures 13–17 were obtained from measurements on the  
nent values of the EMI differential and common filter in the  
dual output converters are identical to the single output con-  
verter, the subject figures are shown here as typical of the  
ADDC028012DA and the ADDC02815DA converters.  
ADDC02805SA, a single 5 V dc output converter. Since the  
construction and topology of the dual output converters are  
almost identical to the single output converter, and the compo-  
–7–  
REV. A  
ADDC02812DA/ADDC02815DA  
BASIC O P ERATIO N  
P IN CO NNECTIO NS  
T he ADDC02812DA and ADDC02815DA converters use a  
flyback topology with dual interleaved power trains operating  
180° out of phase. Each power train switches at a fixed fre-  
quency of 500 kHz, resulting in a 1 MHz fixed switching fre-  
quency as seen at the input and output of the converter. In a  
flyback topology, energy is stored in the inductor during one-  
half portion of the switching cycle and is then transferred to the  
output filter during the next half portion. With two interleaved  
power trains, energy is transferred to the output filter during  
both halves of the switching cycle, resulting in smaller filters to  
meet the required ripple.  
P ins 1 and 2 (؎SENSE)  
Pins 1 and 2 must always be connected for proper operation,  
although failure to make these connections will not be cata-  
strophic to the converter under normal operating conditions. If  
there is no load present on the converter, failure to make these  
connections could result in damage to the device. Pin 1 must  
always be connected to the output return and Pin 2 must always  
be connected to +VOUT when regulating the positive voltage. If  
the negative output voltage is being regulated, Pin 1 must always  
be connected to –VOUT and Pin 2 must always be connected to  
the output return. T hese connections can be made at any one  
of the output pins of the converter, or remotely at the load. A  
remote connection at the load can adjust for voltage drops of as  
much as 0.25 V dc between the converter and the load. Long  
remote sense leads can affect converter stability, although this  
condition is rare. The impedance of the long power leads between  
the converter and the remote sense point could affect the  
converter’s unity gain crossover frequency and phase margin.  
Consult factory if long remote sense leads are to be used.  
A five-pole differential input EMI filter, along with a common-  
mode EMI capacitor and careful attention to layout parasitics,  
is designed to meet all applicable requirements in MIL-ST D-  
461D when installed in a typical system setup. A more detailed  
discussion of CE102 and other EMI issues is included in the  
section entitled EMI Considerations.  
T he converters use current mode control and employ a high  
performance opto-isolator in their feedback path to maintain  
isolation between input and output. T he control circuits are  
designed to give a nearly constant output current as the output  
voltage drops from VO nom to VSC during a short circuit condi-  
tion. It does not let the current fold back below the maximum  
rated output current. T he output overvoltage protection cir-  
cuitry, which is independent from the normal feedback loop,  
protects the load against a break in the remote sense leads.  
Remote sense connections, which can be made at the load, can  
adjust for voltage drops of as much as 0.25 V dc between the  
converter and the load, thereby maintaining an accurate voltage  
level at the load.  
P in 3 (AD JUST)  
An adjustment pin is provided so that the user can change the  
nominal output voltage during the prototype stage. Since very  
low temperature coefficient resistors are used to set the output  
voltage and maintain tight regulation over temperature, using  
standard external resistors to adjust the output voltage will  
loosen output regulation over temperature. Furthermore, since  
the status trip point is not changed when the output voltage is  
adjusted using external resistors, the status line will no longer  
trip at the standard levels of the newly adjusted output voltage.  
T herefore, it is highly recommended that once the correct out-  
put voltage is determined, modified standard units should be  
ordered with the necessary changes made inside the package at  
the factory. T he ADJUST function is sensitive to noise, and  
care should be taken in the routing of connections.  
An input overvoltage protection feature shuts down the con-  
verter when the input voltage exceeds (nominally) 52.0 V dc.  
An internal temperature sensor shuts down the unit and pre-  
vents it from becoming too hot if the heat removal system fails.  
T he temperature sensed is the case temperature and is factory  
set to trip at a nominal case temperature of 110°C to 115°C.  
T he shutdown temperature setting can be raised externally or  
disabled by the user.  
To make the output voltage higher, place a resistor from ADJUST  
(Pin 3) to –SENSE (Pin 1). T o make the output voltage lower,  
place a resistor from ADJUST (Pin 3) to +SENSE (Pin 2).  
Figures 18 and 19 show resistor values for a ±5% change in  
output voltage.  
Each unit has an INHIBIT pin that can be used to turn off the  
converter. T his feature can be used to sequence the turn-on of  
multiple converters and to reduce input power draw during  
extended time in a no load condition.  
8
7
6
5
4
3
2
1
A SYNC pin, referenced to the input return line (Pin 10), is  
available to synchronize multiple units to one switching fre-  
quency. T his feature is particularly useful in eliminating beat  
frequencies which may cause increased output ripple on paral-  
leled units. A current share pin (ISHARE) is available which  
permits paralleled units to share current typically within 5% at  
full load.  
A low level dc auxiliary voltage supply referenced to the input  
return line is provided for miscellaneous system use.  
99  
98  
97  
96  
95  
OUTPUT VOLTAGE – %  
Figure 18. External Resistor Value for Reducing Output  
Voltage  
REV. A  
–8–  
ADDC02812DA/ADDC02815DA  
5
4
3
2
1.0  
0.8  
0.6  
0.4  
0.2  
0
1
0
1
4
7
10  
13  
16  
19  
101  
102  
103  
104  
105  
I
– mA  
OUTPUT VOLTAGE – %  
OL  
Figure 19. External Resistor Value for Increasing Output  
Voltage  
Figure 21. Sink Capability of Status Output  
P in 5 (VAUX  
)
With regard to the range that the output voltage can be adjusted  
by the user, there are two concerns. As the output voltage is  
raised, it may become difficult to maintain regulation at full  
power and low input voltage. As the output voltage is lowered,  
it may become difficult to maintain regulation at minimum  
power and high input line.  
Pin 5 is referenced to the input return and provides a semi-  
regulated 13 V to 15 V dc voltage supply for miscellaneous  
system use. T he maximum permissible current draw is 5 mA  
and the voltage varies with the auxiliary load as shown in Figure  
22.  
P in 4 (STATUS)  
13.75  
13.70  
13.65  
13.60  
13.55  
13.50  
Pin 4 is active high referenced to –SENSE (Pin 1), indicating  
that the output voltage is typically within ±5%. T he pin is both  
pulled up and down by internal circuitry. Figures 20 and 21  
show the typical source and sink capabilities of the status out-  
put. Refer to the paragraphs describing Pin 3 (ADJUST ) for  
effect on status trip point.  
5
4
3
2
1
0
0
1.63  
2.1  
3.1  
– mA  
4.1  
5.6  
6.5  
I
LOAD  
Figure 22. VAUX vs. Load @ 100 W  
P in 6 (INH IBIT)  
Pin 6 is active low and is referenced to the input return of the  
converter. Connecting it to the input return will turn the converter  
off. For normal operation, the inhibit pin is internally pulled up to  
12 V. Use of an open collector circuit is recommended.  
0.7  
0.9  
1.2  
1.4  
I
– mA  
OH  
When Pin 6 is disconnected from input return, the converter  
will restart in the soft-start mode (15 ms max before the con-  
verter is fully on). Pin 6 must be kept low for at least 2 milli-  
seconds to initiate a full soft start. Shorter off times will result in  
a partial soft start. Figure 23 shows the input characteristics of  
Pin 6.  
Figure 20. Source Capability of Status Output  
–9–  
REV. A  
ADDC02812DA/ADDC02815DA  
1.2  
P in 9 (TEMP )  
Pin 9 can be used to indicate case temperature or to raise or  
disable the temperature at which thermal shutdown occurs.  
T ypically, 3.90 V corresponds to +25°C, with a +13.1 mV/°C  
change for every 1°C rise. T he sensor IC (connected from Pin  
9 to the input return (Pin 10)) has a 13.1 kimpedance.  
1.1  
1.0  
0.9  
T he thermal shutdown feature has been set to shut down the  
converter when the case temperature is nominally 110°C to  
115°C. T o raise the temperature at which shutdown occurs,  
connect a resistor with the value shown in Figure 24 from Pin 9  
to the input return (Pin 10). T o completely disable the tem-  
perature shutdown feature, connect a 50 kresistor from Pin 9  
to the input return (Pin 10).  
0.8  
0.7  
0.5  
1.0  
1.5  
2.0  
V
– V  
IL  
1400  
1200  
1000  
800  
Figure 23. Input Characteristics of Pin 6 When Pulled Low  
P in 7 (SYNC)  
Pin 7 can be used for connecting multiple converters to a master  
clock. This master clock can be either an externally user-supplied  
clock or it can be a converter that has been modified and desig-  
nated as a master unit. Consult factory for availability of these  
devices. Capacitive coupling of the clock signal will insure that  
if the master clock stops working the individual units will con-  
tinue to operate at their own internal clock frequency, thereby  
eliminating a potential single point failure. Capacitive coupling  
will also permit a wider duty cycle to be used. Consult factory  
for more information. T he SYNC pin has an internal pull-down  
so it is not necessary to sink any current when driving the pin  
low.  
600  
400  
200  
0
120  
125  
130  
135  
140  
145  
150  
CASE TEMPERATURE – ؇C  
Figure 24. External Resistor Value for Raising Tem pera-  
ture Shutdown Point  
For user-supplied master clocks with no external circuitry, the  
following specifications must be met:  
INP UT VO LTAGE RANGE  
a. Frequency: 1.00 MHz min  
b. Duty cycle: 7% min, 14% max  
c. High state voltage high level: 4 V min to 7 V max  
d. Low state voltage low level: 0 V min to 3.0 V max  
T he steady state operating input voltage range for the converter  
is defined as 18 V to 40 V. T he abnormal operating input volt-  
age range is defined as 16 V to 50 V. In accordance with MIL-  
ST D-704D, the converter can operate up to 50 V dc input for  
transient conditions as long as 50 milliseconds, and it can oper-  
ate down to 16 V dc input for continuous operation during  
emergency conditions. Figure 4 (typical low line dropout vs.  
load) shows that the converter can work continuously down to  
and below 16 V dc under reduced load conditions.  
Users should note that the SYNC pin is referenced to the input  
return of the converter. If the user-supplied master clock is  
generated on the output side of the converter, the signal should  
be isolated.  
Users should be careful about the frequency selected for the  
external master clock. Higher switching frequencies will reduce  
efficiency and may reduce the amount of output power available at  
minimum input line. Consult factory for modified standard switch-  
ing frequency to accommodate system clock characteristics.  
T he ADDC02812DA and ADDC02815DA can be modified to  
survive, but not work through, the upper limit input voltages  
defined in MIL-ST D-704A (aircraft) and MIL-ST D-1275A  
(military vehicles). MIL-ST D-704A defines an 80 V surge  
that lasts for 1 second before it falls below 50 V, while MIL-  
ST D-1275A defines a 100 V surge that lasts for 200 milliseconds  
before it falls below 50 V. In both cases, the ADDC02812DA  
and ADDC02815DA can be modified to operate to specifica-  
tion up to the 50 V input voltage limit and to shut down and  
protect itself during the time the input voltage exceeds 50 V.  
When the input voltage falls below 50 V as the surge ends, the  
converter will automatically initiate a soft start. In order to  
survive these higher input voltage surges, the modified converter  
will no longer have input transient protection, however, as de-  
scribed below.  
P in 8 (ISH ARE  
)
Pin 8 allows paralleled converters to share the total load cur-  
rent, typically within ±5% at full load. T o use the current share  
feature, connect all current share pins to each other and con-  
nect the SENSE pins on each of the converters. T he current  
sharing function is sensitive to the differential voltage between  
the input return pins of paralleled converters. T he current shar-  
ing function is also sensitive to noise, and care should be taken  
in the routing of connections.  
Contact the factory for information on units surviving high  
input voltage surges.  
REV. A  
–10–  
ADDC02812DA/ADDC02815DA  
Input Voltage Tr ansient P r otection: T he converters have a  
transient voltage suppressor connected across their input leads  
to protect the units against high voltage pulses (both positive  
and negative) of short duration. With the power supply con-  
nected in the typical system setup shown in Figure 17, a tran-  
sient voltage pulse is created across the converter in the  
following manner. A 20 µF capacitor is first charged to 400 V.  
It is then connected directly across the converter’s end of the  
two meter power lead cable through a 2 on-state resistance  
MOSFET . T he duration of this connection is 10 µs. T he pulse  
is repeated every second for 30 minutes. T his test is repeated  
with the connection of the 20 µF capacitor reversed to create a  
negative pulse on the supply leads. (If continuous reverse volt-  
age protection is required, a diode can be added externally in  
series at the expense of lower efficiency for the power system.)  
Case and Am bient Tem per atur es: It is the user’s responsi-  
bility to properly heat sink the power supply in order to maintain  
the appropriate case temperature and, in turn, the maximum  
junction temperature. Maintaining the appropriate case tem-  
perature is a function of the ambient temperature and the  
mechanical heat removal system. T he static relationship of  
these variables is established by the following formula:  
TC = TA + (PD × RθCA  
)
where  
TC  
=
case temperature measured at the center of the package  
bottom,  
TA  
PD  
=
=
ambient temperature of the air available for cooling,  
the power, in watts, dissipated in the power supply,  
RθCA the thermal resistance from the center of the package  
T he converter responds to this input transient voltage test by  
shutting down due to its input overvoltage protection feature.  
Once the pulse is over, the converter initiates a soft-start, which  
is completed before the next pulse. No degradation of converter  
performance occurs.  
=
to free air, or case to ambient.  
T he power dissipated in the power supply, PD, can be calculated  
from the efficiency, h, given in the data sheets and the actual  
output power, PO, in the user’s application by the following  
formula:  
TH ERMAL CH ARACTERISTICS  
1
η
Junction and Case Tem per atur es: It is important for the  
user to know how hot the hottest semiconductor junctions  
within the converter get and to understand the relationship  
between junction, case, and ambient temperatures. T he hottest  
semiconductors in the 100 W product line of Analog Devices’  
high density power supplies are the switching MOSFET s and  
the output rectifiers. T here is an area inside the main power  
transformers that is hotter than these semiconductors, but it is  
within NAVMAT guidelines and well below the Curie tempera-  
ture of the ferrite. (T he Curie temperature is the point at which  
the ferrite begins to lose its magnetic properties.)  
PD = PO  
–1  
For example, at 80 W of output power and 80% efficiency, the  
power dissipated in the power supply is 20 W. If under these  
conditions, the user wants to maintain NAVMAT deratings  
(i.e., a case temperature of approximately 90°C) with an ambi-  
ent temperature of 75°C, the required thermal resistance, case  
to ambient, can be calculated as  
90 = 75 + (20 × RθCA) or RθCA = 0.75°C/W  
T his thermal resistance, case to ambient, will determine what  
kind of heat sink and whether convection cooling or forced air  
cooling is required to meet the constraints of the system.  
Since NAVMAT guidelines require that the maximum junction  
temperature be 110°C, the power supply manufacturer must  
specify the temperature rise above the case for the hottest semi-  
conductors so the user can determine what case temperature is  
required to meet NAVMAT guidelines. T he thermal charac-  
teristics section of the specification table states the hottest junc-  
tion temperature for maximum output power at a specified case  
temperature. T he unit can operate to higher case temperatures  
than 90°C, but 90°C is the maximum temperature that permits  
NAVMAT guidelines to be met.  
SYSTEM INSTABILITY CO NSID ERATIO NS  
In a distributed power supply architecture, a power source  
provides power to many “point-of-load” (POL) converters. At  
low frequencies, the POL converters appear incrementally as  
negative resistance loads. T his negative resistance could cause  
system instability problems.  
–11–  
REV. A  
ADDC02812DA/ADDC02815DA  
Increm ental Negative Resistance: A POL converter is designed  
to hold its output voltage constant no matter how its input volt-  
age varies. Given a constant load current, the power drawn from  
the input bus is therefore also a constant. If the input voltage  
increases by some factor, the input current must decrease by the  
same factor to keep the power level constant. In incremental  
terms, a positive incremental change in the input voltage results  
in a negative incremental change in the input current. T he POL  
converter therefore looks, incrementally, as a negative resistor.  
For the power delivery to be efficient, it is required that RS <<  
RN. For the system to be stable, however, the following relation-  
ship must hold:  
(LS + LP )  
(LS + LP )  
CP| RN|  
CP| RN| >  
or RS >  
RS  
Notice from this result that if (LS + LP) is too large, or if RS is  
too small, the system might be unstable. T his condition would  
first be observed at low input line and full load since the abso-  
lute value of RN is smallest at this operating condition.  
T he value of this negative resistor at a particular operating  
point, VIN, IIN, is:  
If an instability results and it cannot be corrected by changing  
LS or RS, such as during the MIL-ST D-461D tests due to the  
LISN requirement, one possible solution is to place a capacitor  
across the input of the POL converter. Another possibility is to  
place a small resistor in series with this extra capacitor.  
VIN  
RN  
=
IIN  
Note that this resistance is a function of the operating point. At  
full load and low input line, the resistance is its smallest, while  
at light load and high input line, it is its largest.  
T he analysis so far has assumed the source of power was a volt-  
age source (e.g., a battery) with some source impedance. In  
some cases, this source may be the output of a front-end (FE)  
converter. Although each FE converter is different, a model for  
a typical one would have an LC output filter driven by a voltage  
source whose value was determined by the feedback loop. T he  
LC filter usually has a high Q, so the compensation of the feed-  
back loop is chosen to help dampen any oscillations that result  
from load transients. In effect, the feedback loop adds “positive  
resistance” to the LC network.  
P otential System Instability: T he preceding analysis assumes  
dc voltages and currents. For ac waveforms the incremental input  
model for the POL converter must also include the effects of its  
input filter and control loop dynamics. When the POL con-  
verter is connected to a power source, modeled as a voltage  
source, VS, in series with an inductor, LS, and some positive  
resistor, RS, the network of Figure 25 results.  
When the POL converter is connected to the output of this FE  
converter, the POL’s “negative resistance” counteracts the  
effects of the FE’s “positive resistance” offered by the feedback  
loop. Depending on the specific details, this might simply mean  
that the FE converter’s transient response is slightly more oscil-  
latory, or it may cause the entire system to be unstable.  
L
L
P
R
S
S
INPUT  
TERMINALS  
V
–|R |  
N
C
S
P
ADI DC/DC CONVERTER  
For the ADDC02812DA and ADDC02815DA, LP is approxi-  
mately 1 µH and CP is approximately 4 µF. Figure 12 shows a  
more accurate depiction of the input impedance of the converter  
as a function of frequency. T he negative resistance is, itself, a  
very good incremental model for the power state of the con-  
verter for frequencies into the several kHz range (see Figure 12).  
Figure 25. Model of Power Source and POL Converter  
Connection  
T he network shown in Figure 25 is second order and has the  
following characteristic equation:  
(LS + LP )  
s2(LS + LP )C + s  
+ RSCP +1 = 0  
R  
|
|
N
REV. A  
–12–  
ADDC02812DA/ADDC02815DA  
NAVMAT D ERATING  
Micr ocir cuits (Linear s)  
NAVMAT is a Navy power supply reliability manual that is  
frequently cited by specifiers of power supplies. A key section of  
NAVMAT P4855-1A discusses guidelines for derating designs  
and their components. T he two key derating criteria are voltage  
derating and power derating. Voltage derating is done to reduce  
the possibility of electrical breakdown, whereas power derating  
is done to maintain the component material below a specified  
maximum temperature. While power deratings are typically stated  
in terms of current limits (e.g., derate to x% of maximum rating),  
NAVMAT also specifies a maximum junction temperature of the  
semiconductor devices in a power supply. T he NAVMAT  
component deratings applicable to the ADDC02812DA and  
ADDC02815DA are as follows:  
70% continuous current derating  
75% signal voltage derating  
110°C maximum junction temperature  
T he ADDC02812DA and ADDC02815DA, with one excep-  
tion, can meet all the derating criteria listed above. However,  
there are a few areas of the NAVMAT deratings where meeting  
the guidelines unduly sacrifices performance of the circuit.  
T herefore, the standard unit makes the following exceptions.  
C om m on - Mode E MI F ilter C apacitor s: T he standard  
supply uses 500 V capacitors to filter common-mode EMI.  
NAVMAT guidelines would require 1000 V capacitors to meet  
the 50% voltage derating (500 V dc input to output isolation),  
resulting in less common-mode capacitance for the same space.  
In typical electrical power supply systems, where the load  
ground is eventually connected to the source ground, common-  
mode voltages never get near the 500 V dc rating of the stan-  
dard supply. T herefore, a lower voltage rating capacitor (500 V)  
was chosen to fit more capacitance in the same space in order to  
better meet the conducted emissions requirement of MIL-ST D-  
461D (CE102). For those applications which require 250 V or  
less of isolation from input to output, the present designs would  
meet NAVMAT guidelines.  
Resistor s  
80% voltage derating  
50% power derating  
Capacitor s  
50% voltage and ripple voltage derating  
70% ripple current derating  
Tr ansfor m er s and Inductor s  
60% continuous voltage and current derating  
90% surge voltage and current derating  
20°C less than rated core temperature  
30°C below insulation rating for hot spot temperature  
25% insulation breakdown voltage derating  
40°C maximum temperature rise  
Switching Tr ansistor s: 100 V MOSFET s are used in the  
standard unit to switch the primary side of the transformers.  
T heir nominal off-state voltage meets the NAVMAT derating  
guidelines. When the MOSFET s are turned off, however,  
momentary spikes occur that reach 100 V. T he present genera-  
tion of MOSFET s are rated for repetitive avalanche, a condition  
that was not considered by the NAVMAT deratings. In the  
worst case condition, the energy dissipated during avalanche is  
1% of the device’s rated repetitive avalanche energy. T o meet  
the NAVMAT derating, 200 V MOSFET s could be used. T he  
100 V MOSFET s are used instead for their lower on-state resis-  
tance, resulting in higher efficiency for the power supply.  
Tr ansistor s  
50% power derating  
60% forward current (continuous) derating  
75% voltage and transient peak voltage derating  
110°C maximum junction temperature  
D iodes (Switching, Gener al P ur pose, Rectifier s)  
70% current (surge and continuous) derating  
65% peak inverse voltage derating  
O utput Rectifier s (AD D C02815D A only): Schottky diodes  
are used as output rectifiers for the ±15 V dc converter. T he  
reverse voltage stress on these diodes under normal operating  
conditions is 75% of their maximum rating, compared to a  
NAVMAT derating guideline of 65%.  
110°C maximum junction temperature  
D iodes (Zener s)  
70% surge current derating  
60% continuous current derating  
50% power derating  
110°C maximum junction temperature  
–13–  
REV. A  
ADDC02812DA/ADDC02815DA  
It should be noted that there are several areas of ambiguity with  
respect to CE102 measurements that may concern the systems  
engineer. One area of ambiguity in this measurement is the  
nature of the load. If it is constant, then the ripple voltage on  
the converter’s input leads is due only to the operation of the  
converter. If, on the other hand, the load is changing over time,  
this variation causes an additional input current and voltage  
ripple to be drawn at the same frequency. If the frequency is  
high enough, the converter’s filter will help attenuate this sec-  
ond source of ripple, but if it is below approximately 100 kHz, it  
will not. T he system may then not meet the CE102 require-  
ment, even though the converter is not the source of the EMI.  
If this is the case, additional capacitance may be needed across  
the load or across the input to the converter.  
NAVMAT Junction Tem per atur es: T he two types of power  
deratings (current and temperature) can be independent of one  
another. For instance, a switching diode can meet its derating of  
70% of its maximum current, but its junction temperature can  
be higher than 110°C if the case temperature of the converter,  
which is not controlled by the manufacturer, is allowed to go  
higher. Since some users may choose to operate the power sup-  
ply at a case temperature higher than 90°C, it then becomes  
important to know the temperature rise of the hottest semicon-  
ductors. T his is covered in the specification table in the section  
entitled “T hermal Characteristics.”  
EMI CO NSID ERATIO NS  
T he ADDC02812DA and ADDC02815DA have an integral  
differential- and common-mode EMI filter that is designed to  
meet all applicable requirements in MIL-ST D-461D when the  
power converter is installed in a typical system setup (described  
below). T he converter also contains transient protection cir-  
cuitry that permits the unit to survive short, high voltage tran-  
sients across its input power leads. T he purpose of this section is  
to describe the various MIL-STD-461D tests and the converter’s  
corresponding performance. Consult factory for additional  
information.  
Another ambiguity in the CE102 measurement concerns  
common-mode voltage. If the load is left unconnected from the  
ground plane (even though the case is grounded), the common-  
mode ripple voltages will be smaller than if the load is grounded.  
T he test specifications do not state which procedure should be  
used. However, in neither case (load grounded or floating) will  
the typical EMI test setup described below be exactly represen-  
tative of the final system configuration EMI test. For the follow-  
ing reasons, the same is true if separately packaged EMI filters  
are used.  
T he figures and tests referenced herein were obtained from  
measurements on the ADDC02805SA, a single 5 V dc output  
converter. Since the construction and topology of the dual out-  
put converters are almost identical to the single output con-  
verter, and the component values of the EMI differential and  
common filter in the dual output converters are identical to the  
single output converter, the text references these figures and  
tests as typical of the ADDC02812DA and ADDC02815DA  
converters.  
In almost all systems the output ground of the converter is ulti-  
mately connected to the input ground of the system. T he para-  
sitic capacitances and inductances in this connection will affect  
the common-mode voltage and the CE102 measurement. In  
addition, the inductive impedance of this ground connection  
can cause resonances, thereby affecting the performance of the  
common-mode filter in the power supply.  
In response to these ambiguities, the Analog Devices converter  
has been tested for CE102 under a constant load and with the  
output ground floating. While these measurements are a good  
indication of how the converter will operate in the final system  
configuration, the user should confirm CE102 testing in the  
final system configuration.  
Electromagnetic interference (EMI) is governed by MIL-ST D-  
461D, which establishes design requirements, and MIL-ST D-  
462D, which defines test methods. EMI requirements are  
categorized as follows (xxx designates a three digit number):  
CExxx: conducted emissions (EMI produced internal to the  
power supply which is conducted externally through its input  
power leads)  
CE101: T his test measures emissions on the input leads in the  
frequency range between 30 Hz and 10 kHz. T he intent of this  
requirement is to ensure that the dc/dc converter does not corrupt  
the power quality (allowable voltage distortion) on the power  
buses present on the platform. There are several CE101 limit  
curves in MIL-STD-461D. The most stringent one applicable for  
the converter is the one for submarine applications. Figure 13  
shows that the converter easily meets this requirement (the return  
line measurement is similar). T he components at 60 Hz and its  
harmonics are a result of ripple in the output of the power  
source used to supply the converter.  
CSxxx: conducted susceptibility (EMI produced external  
to the power supply which is conducted internally through  
the input power leads and may interfere with the supply’s  
operation)  
• RExxx: radiated emissions (EMI produced internal to the  
power supply which is radiated into the surrounding space)  
• RSxxx: radiated susceptibility (EMI produced external to the  
power supply which radiates into or through the power supply  
and may interfere with its proper operation)  
REV. A  
–14–  
ADDC02812DA/ADDC02815DA  
CS115: T his test measures the ability of the converter to oper-  
ate correctly during and after being subjected to 30 ns long  
pulses of current injected into bulk cables. Its purpose is to  
simulate transients caused by lightning or electromagnetic  
pulses. T he converter is designed to meet this requirement  
when applied to its input power leads cable. Consult factory for  
more information.  
CE102: T his test measures emissions in the frequency range  
between 10 kHz and 10 MHz. T he measurements are made on  
both of the input leads of the converter which are connected to  
the power source through LISNs. T he intent of this requirement  
in the lower frequency portion of the requirement is to ensure  
that the dc/dc converter does not corrupt the power quality  
(allowable voltage distortion) on the power buses present on the  
platform. At higher frequencies, the intent is to serve as a sepa-  
rate control from RE102 on potential radiation from power  
leads which may couple into sensitive electronic equipment.  
CS116: T his test measures the ability of the converter to oper-  
ate correctly during and after being subjected to damped sinu-  
soid transients in the 10 kHz to 100 MHz range. Its purpose is  
to simulate current and voltage waveforms that would occur  
when natural resonances in the system are excited. T he con-  
verter is designed to meet this requirement when applied to its  
input power leads cable. Consult factory for more information.  
Figure 14 shows the CE102 limit and the measurement taken  
from the +VIN line. While the measurement taken from the  
input return line is slightly different, both comfortably meet the  
MIL-ST D-461D, CE102 limit.  
RE101: T his requirement limits the strength of the magnetic  
field created by the converter in order to avoid interference with  
sensitive equipment located nearby. T he measurement is made  
from 30 Hz to 100 kHz. T he most stringent requirement is for  
the Navy. Figure 15 shows the test results when the pickup coil  
is held 7 cm above the converter. As can be seen, the converter  
easily meets this requirement.  
CS101: T his test measures the ability of the converter to reject  
low frequency differential signals, 30 Hz to 50 kHz, injected on  
the dc inputs. T he measurement is taken on the output power  
leads. T he intent is to ensure that equipment performance is not  
degraded from ripple voltages associated with allowable dis-  
tortion of power source voltage waveforms. Figure 10 shows a  
typical audio susceptibility graph. Note that according to the  
MIL-ST D-461D test requirements, the injected signal between  
30 Hz and 5 kHz has an amplitude of 2 V rms and from 5 kHz  
to 50 kHz the amplitude decreases inversely with frequency to  
0.2 V rms. T he curve of the injected signal should be multiplied  
by the audio susceptibility curve to determine the output ripple  
at any frequency. When this is done, the worst case output  
ripple at the frequency of the input ripple occurs at 5 kHz, at  
which point there is typically a 25 mV peak-to-peak output  
ripple.  
RE102: T his requirements limits the strength of the electric  
field emissions from the power converter to protect sensitive  
receivers from interference. T he measurement is made from  
10 kHz to 18 GHz with the antenna oriented in the vertical  
plane. For the 30 MHz and above range the standard calls for  
the measurement to be made with the antenna oriented in the  
horizontal plane, as well.  
In a typical power converter system setup, the radiated emis-  
sions can come from two sources: (1) the input power leads as  
they extend over the two meter distance between the LISNs and  
the converter, as required for this test, and (2) the converter  
output leads and load. T he latter is likely to create significant  
emissions if left uncovered since minimal EMI filtering is pro-  
vided at the converter’s output. It is typical, however, that the  
power supply and its load would be contained in a conductive  
enclosure in applications where this test is applicable. A metal  
screen enclosure was therefore used to cover the converter and  
its load for this test.  
It should be noted that MIL-ST D-704 has a more relaxed  
requirement for rejection of low frequency differential signals  
injected on the dc inputs than MIL-ST D-461D. MIL-ST D-  
704 calls for a lower amplitude ripple to be injected on the input  
in a narrower frequency band, 10 Hz to 20 kHz.  
CS114: This test measures the ability of the converter to operate  
correctly during and after being subjected to currents injected  
into bulk cables in the 10 kHz to 400 MHz range. Its purpose is  
to simulate currents that would be developed in these cables due  
to electromagnetic fields generated by antenna transmissions.  
T he converter is designed to meet the requirements of this test  
when the current is injected on the input power leads cable.  
Consult factory for more information.  
–15–  
REV. A  
ADDC02812DA/ADDC02815DA  
Figure 16 shows test results for the vertical measurement and  
compares them against the most stringent RE102 requirement;  
the horizontal measurement (30 MHz and above) was similar.  
As can be seen, the emissions just meet the standard in the  
18 MHz–28 MHz range. T his component of the emissions is  
due to common-mode currents flowing through the input power  
leads. As mentioned in the section on CE102 above, the level of  
common-mode current that flows is dependent on how the load  
is connected. T his measurement is therefore a good indication  
of how well the converter will perform in the final configuration,  
but the user should confirm RE102 testing in the final system.  
the System Instability section, such a large series source induc-  
tance will cause an instability as it interacts with the converter’s  
negative incremental input resistance unless some corrective  
action is taken. T he 100 µF capacitor and 1 resistor provide  
the stabilization required.  
It should be noted that the values of these stabilization compo-  
nents are appropriate for a single converter load. If the system  
makes use of several converters, the values of the components  
will need to be changed slightly, but not such that they are  
repeated for every converter. It should also be noted that most  
system applications will not have a source inductance as large as  
the 100 µH built into the LISNs. For those systems, a much  
smaller input capacitor could be used.  
RS101: T his requirement is specialized and is intended to  
check for sensitivity to low frequency magnetic fields in the  
30 Hz to 50 kHz range. T he converter is designed to meet this  
requirement. Consult factory for more information.  
The 2 µF differential-mode capacitor and the two 82 nF common-  
mode capacitors were added to achieve the results shown in the  
EMI measurement figures described above.  
RS103: T his test calls for correct operation during and after the  
unit under test is subjected to radiated electric fields in the  
10 kH z to 40 GH z range. T he intent is to simulate electro-  
magnetic fields generated by antenna transmissions. T he con-  
verter is designed to meet this requirement. Consult factory for  
more information.  
RELIABILITY CO NSID ERATIO NS  
MT BF (Mean T ime Between Failure) is a commonly used  
reliability concept that applies to repairable items in which  
failed elements are replaced upon failure. T he expression for  
MT BF is  
Cir cuit Setup for EMI Test  
Figure 17 shows a schematic of the test setup used for the EMI  
measurements discussed above. T he output of the converter is  
connected to a resistive load designed to draw full power. T here  
is a 0.1 µF capacitor placed across this resistor that typifies  
by-pass capacitance normally used in this application. At the  
input of the converter there are two differential capacitors (the  
larger one having a series resistance) and two small common-  
mode capacitors connected to case ground. T he case itself was  
connected to the metal ground plane in the test chamber. For  
the RE102 test, a metal screen box was used to cover both the  
converter and its load (but not the two meters of input power  
lead cables). T his box was also electrically connected to the  
metal ground plane.  
MTBF = T/r  
where  
T = total operating time  
r = number of failures  
In lieu of actual field data, MT BF can be predicted per  
MIL-H DBK-217.  
MTBF, Failur e Rate and P r obability of Failur e: A proper  
understanding of MT BF begins with its relationship to lambda  
(), which is the failure rate. If a constant failure rate is assumed,  
then MT BF = 1/, or = 1/MT BF. If a power supply has an  
MT BF of 1,000,000 hours, this does not mean it will last  
1,000,000 hours before it fails. Instead, the MT BF describes the  
failure rate. For 1,000,000 hours MT BF, the failure rate during  
any hour is 1/1,000,000, or 0.0001%. T hus, a power supply  
with an MT BF of 500,000 hours would have twice the failure  
rate (0.0002%) of one with 1,000,000 hours.  
With regard to the components added to the input power lines,  
the 100 µF capacitor with its 1 series resistance is required to  
achieve system stability when the unit is powered through the  
LISNs, as the MIL-ST D-461D standard requires. T hese LISNs  
have a series inductance of 50 µH at low frequencies, giving a  
total differential inductance of 100 µH. As explained earlier in  
REV. A  
–16–  
ADDC02812DA/ADDC02815DA  
What users should be interested in is the probability of a power  
supply not failing prior to some time t. Given the assumption of  
a constant failure rate, this probability is defined as  
R(t) = eλt  
where R(t) is the probability of a device not failing prior to some  
time, t.  
If we substitute = 1/MT BF in the above formula, then the  
expression becomes  
t  
R(t) = eMTBF  
T his formula is the correct way to interpret the meaning of  
MT BF.  
If we assume t = MT BF = 1,000,000 hours, then the probability  
that a power supply will not fail prior to 1,000,000 hours of use  
is e–1, or 36.8%. T his is quite different from saying the power  
supply will last 1,000,000 hours before it fails. T he probability  
that the power supply will not fail prior to 50,000 hours of use is  
e–.05, or 95%. For t = 10,000 hours, the probability of no failure  
is e–.01, or 99%.  
Figure 26. Hot Spots (Shaded Areas) of DC/DC Converter  
T he pins of the converter are typically connected to the next  
higher level assembly by bending them at right angles, either  
down or up, and cutting them shorter for insertion in printed  
circuit board through holes. In order to maintain the hermetic  
integrity of the seals around the pins, a fixture should be used  
for bending the pins without stressing the pin-to-sidewall seals.  
It is recommended that the minimum distance between the  
package edge and the inside of the pin be 100 mils (2.54 mm)  
for the 40 mil (1.02 mm) diameter pins; 120 mils (3.05 mm)  
from the package edge to the center of the pin as shown in  
Figure 27.  
Tem per atur e and Envir onm ental Factor s: Although the  
calculation of MT BF per MIL-HDBK-217 is a detailed process,  
there are two key variables that give the manufacturer significant  
leeway in predicting an MT BF rating. T hese two variables are  
temperature and environmental factor. T herefore, for users to  
properly compare MT BF numbers from two different manufac-  
turers, the environmental factor and the temperature must be  
identical. Contact the factory for MT BF calculations for specific  
environmental factors and temperatures.  
MECH ANICAL CO NSID ERATIO NS  
When mounting the converter into the next higher level assem-  
bly, it is important to insure good thermal contact is made  
between the converter and the external heat sink. Poor thermal  
connection can result in the converter shutting off, due to the  
temperature shutdown feature (Pin 9), or reduced reliability for  
the converter due to higher than anticipated junction and case  
temperatures. For these reasons the mounting tab locations  
were selected to insure good thermal contact is made near the  
hot spots of the converter which are shown in the shaded areas  
of Figure 26.  
0.100"  
(2.54mm)  
0.120"  
(3.05mm)  
Figure 27. Minim um Bend Radius of 40 Mil (1.02 m m ) Pins  
–17–  
REV. A  
ADDC02812DA/ADDC02815DA  
Note: T he value of C1 is dependent on source impedance.  
Refer to section on System Instability Considerations. The remote  
sense connection shown in Figure 29 was selected to reference  
ST AT US to the output ground of the load. If the resistive drop  
in the positive VOUT connection to the load is sufficiently large  
compared to the negative VOUT connection to the load, then  
connect Pin 1 to the output return of the converter and Pin 2  
to the +VOUT . H owever, ST AT US, which is referenced to  
–SENSE (Pin 1), will not be referenced to the output ground of  
the load.  
17  
16  
15  
14  
13  
12  
1
2
ADDC02812DA/  
ADDC02815DA  
R
LOAD  
10  
11  
+28VDC  
28RTN  
C1  
NOTE: VALUE OF C1 IS DEPENDENT ON SOURCE IMPEDANCE.  
REFER TO SECTION ON SYSTEM INSTABILITY CONSIDERATIONS.  
Figure 29. Typical Connections for Providing 24 V Output/  
30 V Output from ADDC02812DA/ADDC02815DA Re-  
spectively  
17  
16  
15  
14  
13  
12  
1
2
–R  
+R  
LOAD  
ADDC02812DA/  
ADDC02815DA  
LOAD  
10  
11  
+28VDC  
28RTN  
C1  
NOTE: VALUE OF C1 IS DEPENDENT ON SOURCE IMPEDANCE.  
REFER TO SECTION ON SYSTEM INSTABILITY CONSIDERATIONS.  
Figure 28. Typical Power Connections and External Parts  
for Converter  
–18–  
REV. A  
ADDC02812DA/ADDC02815DA  
Screening Levels for AD D C02812D A AND AD D C02815D A  
Screening Steps  
Industrial (KV)  
Ruggedized Industrial (TV)  
MIL-STD -883B/SMD (TV/QMLH )  
Pre-Cap Visual  
T emp Cycle  
100%  
N/A  
MIL-ST D-883, T M2017  
N/A  
N/A  
Constant Acceleration  
Fine Leak  
N/A  
Guaranteed to Meet  
Guaranteed to Meet  
MIL-ST D-883, T M1014  
MIL-ST D-883, T M1014  
Compliant to MIL-PRF-38534  
Gross Leak  
Guaranteed to Meet  
Guaranteed to Meet  
MIL-ST D-883, T M1014  
MIL-ST D-883, T M1014  
Burn-In  
N/A  
MIL-ST D-883, T M1015,  
96 Hrs at +115°C Case  
Final Electrical T est  
At +25°C, Per Specification  
At +25°C, Per Specification  
T able  
T able  
NO MINAL CASE D IMENSIO NS IN INCH ES AND (m m )  
[All tolerances ±0.005" (± 0.13 mm) unless otherwise specified]  
0.300 (7.62) SQ  
؎ 0.010  
0.149 (3.78)  
DIA TYP  
0.150 (3.81)  
4 PLCS  
4 PLCS  
0.100 (2.54)  
8 PLCS  
1.500 ؎ 0.010  
(38.10 ؎ 0.25)  
0.150 (3.81)  
1.800  
(45.72)  
TYP  
TOP VIEW  
0.200 (5.08)  
2.100 ؎ 0.010  
(53.34 ؎ 0.25)  
0.200 (5.08) 5 PLCS  
0.250 (6.35)  
0.200 (5.08)  
2 PLCS  
0.150 (3.81)  
0.800 ؎ 0.010  
(20.32 ؎ 0.25)  
1.145 (29.08)  
2 PLCS  
0.040 ؎ 0.003  
(1.02 ؎ 0.08)  
4 PLCS  
2.745 ؎ 0.010  
(69.72 ؎ 0.25)  
0.090 ؎ 0.010  
(2.29 ؎ 0.25)  
0.390 ؎ 0.010  
(9.91 ؎ 0.25)  
NOT ES  
1T he final product weight is 85 grams maximum.  
2T he package base material if made of molybdenum and is nominally 40 mils (1.02 mm) thick. T he “runout” is less than 2 mils per inch (0.02 mm per cm).  
3T he high current pins (10–17) are 40 mil (1.02 mm) diameter; are 99.8% copper; and are plated with gold over nickel.  
4T he signal carrying pins (1–9) are 18 mil (0.46 mm) diameter; are Kovar; and are plated with gold over nickel.  
5All pins are a minimum length of 0.740 inches (18.80 mm) when the product is shipped. T he pins are typically bent up or down and cut shorter for proper connec-  
tion into the user’s system.  
6All pin-to-sidewall spacings are guaranteed for a minimum of 500 V dc breakdown at standard air pressure.  
7T he case outline was originally designed using the inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-  
pound shall take precedence.  
–19–  
REV. A  
–20–  

相关型号:

5962-9684101HXX

DC-DC Regulated Power Supply Module, 2 Output, 100W, Hybrid, HERMETIC SEALED, HYBRID PACKAGE-17
WEDC

5962-9684201HXC

28 V/100 W DC/DC Converters with Integral EMI Filter
ADI

5962-9684201HXX

IC 2-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE, HERMETIC SEALED, HYBRID PACKAGE-17, Power Supply Module
WEDC

5962-9684301VXA

1-OUTPUT TWO TERM VOLTAGE REFERENCE, 1.22V, MBCY2, METAL CAN, TO-46, 2 PIN
TI

5962-9684301VXX

Two Terminal Voltage Reference, 1 Output, 1.22V, BIPolar, MBCY2, METAL CAN, TO-46, 2 PIN
WEDC

5962-9684302VXA

Voltage Reference
ETC

5962-9684303VXA

IC 1-OUTPUT TWO TERM VOLTAGE REFERENCE, MBCY2, Voltage Reference
TI

5962-9684303VXX

IC 1-OUTPUT TWO TERM VOLTAGE REFERENCE, MBCY2, Voltage Reference
WEDC
ETC
ETC
ETC
ETC