AD7683ACPZRL7 [ADI]
100 kSPS 16-BIT PulSAR® A/D Converter in µSOIC/QFN;
| 型号： | AD7683ACPZRL7 |
| 厂家： | 
ADI |
| 描述： | 100 kSPS 16-BIT PulSAR® A/D Converter in µSOIC/QFN 转换器 |
| 文件： | 总17页 (文件大小：469K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
16-Bit, 100 kSPS, Single-Ended
PulSAR ADC in MSOP/QFN
AD7683
Data Sheet
FEATURES
APPLICATION DIAGRAM
0.5V TO VDD 2.7V TO 5.5V
16-bit resolution with no missing codes
Throughput: 100 kSPS
INL: 1 LSB typical, 3 LSB maximum
Pseudo differential analog input range
0 V to VREF with VREF up to VDD
Single-supply operation: 2.7 V to 5.5 V
Serial interface SPI/QSPI/MICROWIRE/DSP compatible
Power dissipation: 4 mW @ 5 V, 1.5 mW @ 2.7 V,
150 μW @ 2.7 V/10 kSPS
REF
VDD
0V TO V
REF
+IN
–IN
DCLOCK
3-WIRE SPI
INTERFACE
AD7683
D
OUT
CS
GND
Figure 1.
Standby current: 1 nA
8-lead packages:
MSOP
3 mm × 3 mm QFN (LFCSP) (SOT-23 size)
Improved second source to ADS8320 and ADS8325
Table 1. MSOP, QFN (LFCSP)/SOT-23, 14-/16-/18-Bit
PulSAR ADC
400 kSPS
100
kSPS
250
kSPS
to
≥1000
kSPS
ADC
Driver
Type
500 kSPS
18-Bit True
Differential
AD7691 AD7690
AD7982 ADA4941-1
AD7984 ADA4841-1
APPLICATIONS
Battery-powered equipment
Data acquisition
Instrumentation
Medical instruments
Process control
16-Bit True
Differential
AD7684 AD7687 AD7688
AD7693
ADA4941-1
ADA4841-1
16-Bit
Pseudo
Differential
AD7680 AD7685 AD7686
AD7683 AD7694
AD7980 ADA4841-1
14-Bit
AD7940 AD7942 AD7946
ADA4841-1
Pseudo
Differential
GENERAL DESCRIPTION
The AD7683 is a 16-bit, charge redistribution, successive
approximation, PulSAR® analog-to-digital converter (ADC)
that operates from a single power supply, VDD, between 2.7 V
and 5.5 V. It contains a low power, high speed, 16-bit sampling
ADC with no missing codes (B grade), an internal conversion
clock, and a serial, SPI-compatible interface port. The part also
contains a low noise, wide bandwidth, short aperture delay,
analog input, +IN, between 0 V to REF with respect to a ground
sense, –IN. The reference voltage, REF, is applied externally and
can be set up to the supply voltage. Its power scales linearly with
throughput.
The AD7683 is housed in an 8-lead MSOP or an 8-lead QFN
(LFCSP) package, with an operating temperature specified from
−40°C to +85°C.
CS
track-and-hold circuit. On the
falling edge, it samples an
Rev. B
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2004–2016 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
AD7683* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
TOOLS AND SIMULATIONS
• AD7683 IBIS Models
EVALUATION KITS
REFERENCE MATERIALS
• AD7683 Evaluation Kit
Technical Articles
• MS-2210: Designing Power Supplies for High Speed ADC
DOCUMENTATION
DESIGN RESOURCES
• AD7683 Material Declaration
• PCN-PDN Information
• Quality And Reliability
• Symbols and Footprints
Application Notes
• AN-931: Understanding PulSAR ADC Support Circuitry
• AN-932: Power Supply Sequencing
Data Sheet
• AD7683: 16-Bit, 100 kSPS, Single-Ended PulSAR ADC in
MSOP/QFN Data Sheet
Product Highlight
DISCUSSIONS
• [NO TITLE FOUND] Product Highlight
View all AD7683 EngineerZone Discussions.
• 8- to 18-Bit SAR ADCs ... From the Leader in High
Performance Analog
SAMPLE AND BUY
Visit the product page to see pricing options.
• Lowest-Power 16-Bit ADC Optimizes Portable Designs
(eeProductCenter, 10/4/2006)
User Guides
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
• UG-340: Evaluation Board for the 10-Lead Family 14-/16-/
18-Bit PulSAR ADCs
• UG-682: 6-Lead SOT-23 ADC Driver for the 8-/10-Lead
Family of 14-/16-/18-Bit PulSAR ADC Evaluation Boards
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
SOFTWARE AND SYSTEMS REQUIREMENTS
• BeMicro FPGA Project for AD7683 with Nios driver
• AD7683 FMC-SDP Interposer & Evaluation Board / Xilinx
KC705 Reference Design
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
AD7683
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Circuit Information.................................................................... 12
Converter Operation.................................................................. 12
Transfer Functions ..................................................................... 12
Typical Connection Diagram ................................................... 13
Analog Input ............................................................................... 13
Driver Amplifier Choice ........................................................... 13
Voltage Reference Input ............................................................ 14
Power Supply............................................................................... 14
Digital Interface.......................................................................... 14
Layout .......................................................................................... 14
Evaluating the AD7683 Performance...................................... 14
Outline Dimensions....................................................................... 15
Ordering Guide .......................................................................... 16
Applications....................................................................................... 1
Application Diagram........................................................................ 1
General Description......................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Timing Specifications .................................................................. 5
Absolute Maximum Ratings............................................................ 6
Thermal Resistance ...................................................................... 6
ESD Caution.................................................................................. 6
Pin Configurations and Function Descriptions ........................... 7
Terminology ...................................................................................... 8
Typical Performance Characteristics ............................................. 9
Applications Information .............................................................. 12
REVISION HISTORY
2/16—Rev. A to Rev. B
Changes to Table 1............................................................................ 1
Added Figure 7 and Table 9; Renumbered Sequentially ............. 7
Changes to Table 10........................................................................ 13
Changes to Digital Interface Section............................................ 14
Updated Outline Dimensions....................................................... 16
Changes to Ordering Guide .......................................................... 16
2/08—Rev. 0 to Rev. A
Change to Title.................................................................................. 1
Moved Figure 3, Figure 4, and Figure 5......................................... 5
Changes to Figure 4.......................................................................... 5
Moved Figure 17 and Figure 18 .................................................... 11
Changes to Figure 22...................................................................... 13
Updated Outline Dimensions....................................................... 15
Changes to Ordering Guide .......................................................... 16
9/04—Initial Version: Revision 0
Rev. B | Page 2 of 16
Data Sheet
AD7683
SPECIFICATIONS
VDD = 2.7 V to 5.5 V; VREF = VDD; TA = –40°C to +85°C, unless otherwise noted.
Table 2.
AD7683 All Grades
Parameter
Conditions
Min
Typ
Max
Unit
RESOLUTION
16
Bits
ANALOG INPUT
Voltage Range
Absolute Input Voltage
+IN − (–IN)
+IN
−IN
0
−0.1
−0.1
VREF
VDD + 0.1
0.1
V
V
V
Analog Input CMRR
Leakage Current at 25°C
Input Impedance
THROUGHPUT SPEED
Complete Cycle
Throughput Rate
DCLOCK Frequency
REFERENCE
Voltage Range
Load Current
DIGITAL INPUTS
Logic Levels
VIL
fIN = 100 kHz
Acquisition phase
65
1
dB
nA
See the Analog Input section
10
100
2.9
µs
kSPS
MHz
0
0
0.5
VDD + 0.3
50
V
µA
100 kSPS, V+IN − V−IN = VREF/2 = 2.5 V
−0.3
0.3 × VDD
V
VIH
0.7 × VDD
VDD + 0.3
V
IIL
IIH
−1
−1
+1
+1
µA
µA
pF
Input Capacitance
DIGITAL OUTPUTS
Data Format
VOH
5
Serial, 16 bits straight binary
VDD − 0.3
ISOURCE = −500 µA
ISINK = +500 µA
V
V
VOL
0.4
POWER SUPPLIES
VDD
VDD Range1
Operating Current
VDD
Specified performance
2.7
2.0
5.5
5.5
V
V
100 kSPS throughput
VDD = 5 V
VDD = 2.7 V
VDD = 5 V, 25°C
VDD = 5 V
VDD = 2.7 V
800
560
1
4
1.5
150
µA
µA
nA
mW
mW
µW
Standby Current2, 3
Power Dissipation
50
6
VDD = 2.7 V, 10 kSPS throughput2
TEMPERATURE RANGE
Specified Performance
TMIN to TMAX
−40
+85
°C
1 See the Typical Performance Characteristics section for more information.
2 With all digital inputs forced to VDD or GND, as required.
3 During acquisition phase.
Rev. B | Page 3 of 16
AD7683
Data Sheet
VDD = 5 V; VREF = VDD; TA = –40°C to +85°C, unless otherwise noted.
Table 3.
A Grade
B Grade
Min Typ Max
Parameter
Conditions
Min Typ
Max
Unit
ACCURACY
No Missing Codes
Integral Linearity Error
Transition Noise
Gain Error1, TMIN to TMAX
Gain Error Temperature Drift
Offset Error1, TMIN to TMAX
Offset Temperature Drift
Power Supply Sensitivity
15
−6
16
−3
Bits
LSB
LSB
LSB
ppm/°C
mV
ppm/°C
LSB
3
0.5
2
0.3
0.7
+6
24
1.6
1
0.5
2
0.3
0.4
+3
15
1.6
0.3
0.05
0.3
0.05
VDD = 5 V ± 5%
AC ACCURACY
Signal-to-Noise
Spurious-Free Dynamic Range fIN = 1 kHz
Total Harmonic Distortion
Signal-to-(Noise + Distortion)
Effective Number of Bits
fIN = 1 kHz
90
88
88
91
dB2
dB
dB
dB
Bits
−100
−100
90
−108
−106
91
fIN = 1 kHz
fIN = 1 kHz
fIN = 1 kHz
14.7
14.8
1 See the Terminology section. These specifications include full temperature range variation but do not include the error contribution from the external reference.
2 All specifications in dB are referred to a full-scale input, FS. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.
VDD = 2.7 V; VREF = 2.5V; TA = –40°C to +85°C, unless otherwise noted.
Table 4.
A Grade
B Grade
Parameter
Conditions
Min Typ
Max
Min Typ
Max
Unit
ACCURACY
No Missing Codes
Integral Linearity Error
Transition Noise
Gain Error1, TMIN to TMAX
Gain Error Temperature Drift
Offset Error1, TMIN to TMAX
Offset Temperature Drift
Power Supply Sensitivity
15
−6
16
−3
Bits
LSB
LSB
LSB
ppm/°C
mV
ppm/°C
LSB
3
0.85
2
0.3
0.7
0.3
+6
30
3.5
1
0.85
2
0.3
0.7
0.3
+3
15
3.5
0.05
0.05
VDD = 2.7 V ±5%
AC ACCURACY
Signal-to-Noise
Spurious-Free Dynamic Range fIN = 1 kHz
Total Harmonic Distortion
Signal-to-(Noise + Distortion)
Effective Number of Bits
fIN = 1 kHz
85
86
dB2
dB
dB
dB
Bits
−96
−94
85
−100
−98
86
fIN = 1 kHz
fIN = 1 kHz
fIN = 1 kHz
13.8
14
1 See the Terminology section. These specifications do include full temperature range variation but do not include the error contribution from the external reference.
2 All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.
Rev. B | Page 4 of 16
Data Sheet
AD7683
TIMING SPECIFICATIONS
VDD = 2.7 V to 5.5 V; TA = −40°C to +85°C, unless otherwise noted.
Table 5.
Parameter
Symbol
tCYC
tCSD
tSUCS
tHDO
tDIS
Min
Typ
Max
100
0
Unit
kHz
μs
Throughput Rate
CS Falling to DCLOCK Low
CS Falling to DCLOCK Rising
DCLOCK Falling to Data Remains Valid
CS Rising Edge to DOUT High Impedance
DCLOCK Falling to Data Valid
Acquisition Time
20
5
ns
16
14
16
ns
ns
100
50
tEN
tACQ
tF
ns
ns
ns
ns
400
DOUT Fall Time
DOUT Rise Time
11
11
25
25
tR
Timing and Circuit Diagrams
tCYC
COMPLETE CYCLE
CS
tSUCS
tACQ
POWER DOWN
1
4
5
DCLOCK
tDIS
HIGH-Z
tCSD
tEN
tHDO
HIGH-Z
0
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
(MSB) (LSB)
D
0
OUT
NOTES
1. A MINIMUM OF 22 CLOCK CYCLES ARE REQUIRED FOR 16-BIT CONVERSION. SHOWN ARE 24 CLOCK CYCLES.
D
GOES LOW ON THE DCLOCK FALLING EDGE FOLLOWING THE LSB READING.
OUT
Figure 2. Serial Interface Timing
500µA
I
OL
TO D
OUT
1.4V
C
L
100pF
500µA
I
OH
Figure 3. Load Circuit for Digital Interface Timing
2V
0.8V
tEN
tEN
2V
2V
0.8V
0.8V
Figure 4. Voltage Reference Levels for Timing
90%
10%
D
OUT
tR
tF
Figure 5. DOUT Rise and Fall Timing
Rev. B | Page 5 of 16
AD7683
Data Sheet
ABSOLUTE MAXIMUM RATINGS
Table 6.
Stresses at or above those listed under Absolute Maximum
Parameter
Analog Inputs
+IN1, –IN1
Rating
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
GND − 0.3 V to VDD + 0.3 V or
130 mA
GND − 0.3 V to VDD + 0.3 V
REF
Supply Voltages
VDD to GND
−0.3 V to +6 V
Digital Inputs to GND
Digital Outputs to GND
−0.3 V to VDD + 0.3 V
−0.3 V to VDD + 0.3 V
THERMAL RESISTANCE
Table 7. Thermal Resistance
Storage Temperature Range −65°C to +150°C
Package Type
θJA
θJC
Unit
Junction Temperature
Lead Temperature Range
Vapor Phase (60 sec)
Infrared (15 sec)
150°C
JEDEC J-STD-20
215°C
8-Lead MSOP
200
44
°C/W
220°C
ESD CAUTION
1 See the Analog Input section.
Rev. B | Page 6 of 16
Data Sheet
AD7683
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
REF
+IN
1
2
3
4
8
7
6
5
VDD
AD7683
DCLOCK
TOP VIEW
–IN
D
OUT
(Not to Scale)
GND
CS
Figure 6. 8-Lead MSOP Pin Configuration
Table 8. 8-Lead MSOP Pin Function Descriptions
Pin No.
Mnemonic Type1 Function
1
REF
AI
Reference Input Voltage. The REF range is from 0.5 V to VDD. It is referred to the GND pin. Decouple the
REF pin closely to the GND pin with a ceramic capacitor of a few μF.
2
+IN
AI
Analog Input. It is referred to Pin –IN. The voltage range, that is, the difference between +IN and –IN, is 0 V
to VREF
.
3
4
5
–IN
GND
CS
AI
P
DI
Analog Input Ground Sense. Connect this pin to either the analog ground plane or a remote sense ground.
Power Supply Ground.
Chip Select Input. On its falling edge, it initiates the conversions. The part returns to shutdown mode as
soon as the conversion is completed. It also enables DOUT. When high, DOUT is high impedance.
6
7
8
DOUT
DCLOCK
VDD
DO
DI
P
Serial Data Output. The conversion result is output on this pin. It is synchronized to DCLOCK.
Serial Data Clock Input.
Power Supply.
1 AI = analog input; DI = digital input; DO = digital output; and P = power.
REF
+IN
1
2
3
4
8
7
6
5
VDD
DCLOCK
AD7683
TOP VIEW
(Not to Scale)
–IN
D
OUT
GND
CS
NOTES
1. EXPOSED PAD. CONNECT THE EXPOSED PAD TO GND. THIS CONNECTION
IS NOT REQUIRED TO MEET SPECIFIED ELECTRICAL PERFORMANCE.
Figure 7. 8-Lead QFN (LFCSP) Pin Configuration
Table 9. 8-Lead QFN (LFCSP) Pin Function Descriptions
Pin No.
Mnemonic Type1 Function
1
REF
AI
Reference Input Voltage. The REF range is from 0.5 V to VDD. It is referred to the GND pin. Decouple the
REF pin closely to the GND pin with a ceramic capacitor of a few μF.
2
+IN
AI
Analog Input. It is referred to Pin –IN. The voltage range, that is, the difference between +IN and –IN, is 0 V
to VREF
.
3
4
5
–IN
GND
CS
AI
P
DI
Analog Input Ground Sense. Connect this pin to either the analog ground plane or a remote sense ground.
Power Supply Ground.
Chip Select Input. On its falling edge, it initiates the conversions. The part returns to shutdown mode as
soon as the conversion is completed. It also enables DOUT. When high, DOUT is high impedance.
6
7
8
DOUT
DCLOCK
VDD
DO
DI
P
Serial Data Output. The conversion result is output on this pin. It is synchronized to DCLOCK.
Serial Data Clock Input.
Power Supply.
EPAD
Exposed Pad. Connect the exposed pad to GND. This connection is not required to meet specified
electrical performance.
1 AI = analog input; DI = digital input; DO = digital output; and P = power.
Rev. B | Page 7 of 16
AD7683
Data Sheet
TERMINOLOGY
Signal-to-(Noise + Distortion) Ratio (SINAD)
Integral Nonlinearity Error (INL)
SINAD is the ratio of the rms value of the actual input signal to
the rms sum of all other spectral components below the Nyquist
frequency, including harmonics but excluding dc. The value for
SINAD is expressed in dB.
Linearity error refers to the deviation of each individual code
from a line drawn from negative full scale through positive
full scale. The point used as negative full scale occurs ½ LSB
before the first code transition. Positive full scale is defined as
a level 1½ LSB beyond the last code transition. The deviation
is measured from the middle of each code to the true straight
line (see Figure 22).
Effective Number of Bits (ENOB)
ENOB is a measurement of the resolution with a sine wave
input. It is related to SINAD (as represented by S/(N+D)) by
the following formula and is expressed in bits:
Differential Nonlinearity Error (DNL)
In an ideal ADC, code transitions are 1 LSB apart. DNL is the
maximum deviation from this ideal value. It is often specified in
terms of resolution for which no missing codes are guaranteed.
ENOB =
(
S /
[
N + D
]
−1.76 /6.02
)
dB
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first five harmonic
components to the rms value of a full-scale input signal and is
expressed in dB.
Offset Error
The first transition should occur at a level ½ LSB above analog
ground (38.1 µV for the 0 V to 5 V range). The offset error is
the deviation of the actual transition from that point.
Signal-to-Noise Ratio (SNR)
SNR is the ratio of the rms value of the actual input signal to
the rms sum of all other spectral components below the Nyquist
frequency, excluding harmonics and dc. The value for SNR is
expressed in dB.
Gain Error
The last transition (from 111...10 to 111...11) should occur for
an analog voltage 1½ LSB below the nominal full scale
(4.999886 V for the 0 V to 5 V range). The gain error is the
deviation of the actual level of the last transition from the ideal
level after the offset has been adjusted out.
Aperture Delay
Aperture delay is a measure of the acquisition performance and
is the time between the falling edge of the
the input signal is held for a conversion.
input and when
CS
Spurious-Free Dynamic Range (SFDR)
The difference, in decibels (dB), between the rms amplitude of
the input signal and the peak spurious signal.
Transient Response
Transient response is the time required for the ADC to
accurately acquire its input after a full-scale step function is
applied.
Rev. B | Page 8 of 16
Data Sheet
AD7683
TYPICAL PERFORMANCE CHARACTERISTICS
3
3
2
POSITIVE INL = +0.43LSB
NEGATIVE INL = –0.97LSB
POSITIVE DNL = +0.43LSB
NEGATIVE DNL = –0.41LSB
2
1
1
0
0
–1
–2
–3
–1
–2
–3
0
16384
32768
CODE
49152
65536
0
16384
32768
CODE
49152
65536
Figure 8. Integral Nonlinearity vs. Code
Figure 11. Differential Nonlinearity vs. Code
7000
120000
100000
80000
60000
40000
20000
0
62564
VDD = REF = 2.5V
VDD = REF = 5V
102287
6000
5000
4000
3000
2000
1000
0
35528
25440
15152
13619
4604
8
2755
50
130
0
0
1
0
0
0
0
6
0
0
79FD 79FE 79FF 7A00 7A01 7A02 7A03 7A04 7A05 7A06 7A07 7A08
CODE IN HEX
7A0E 7A0F 7A10 7A11 7A12 7A13 7A14 7A15 7A16
CODE IN HEX
Figure 9. Histogram of a DC Input at the Code Center
Figure 12. Histogram of a DC Input at the Code Center
0
–20
0
16384 POINT FFT
VDD = REF = 5V
fS = 100kSPS
16384 POINT FFT
VDD = REF = 2.5V
fS = 100kSPS
–20
–40
fIN = 20.43kHz
fIN = 20.43kHz
–40
SNR = 92.7dB
THD = –105.7dB
SFDR = –106.4dB
SNR = 88.7dB
THD = –102.6dB
SFDR = –104.6dB
–60
–60
–80
–80
–100
–120
–140
–160
–180
–100
–120
–140
–160
–180
0
10
20
30
40
50
0
10
20
30
40
50
FREQUENCY (kHz)
FREQUENCY (kHz)
Figure 10. FFT Plot
Figure 13. FFT Plot
Rev. B | Page 9 of 16
AD7683
Data Sheet
100
17
16
15
14
13
–80
–85
V
2.5V = –1dB
REF
95
90
85
SNR
–90
–95
SINAD
V
5V = –1dB
REF
ENOB
–100
–105
80
2.0
–110
2.5
3.0
3.5
4.0
4.5
5.0
5.5
0
40
80
120
160
200
REFERENCE VOLTAGE (V)
FREQUENCY (kHz)
Figure 14. SNR, SINAD, and ENOB vs. Reference Voltage
Figure 16. THD vs. Frequency
100
95
90
85
80
75
70
1200
1000
800
600
400
200
0
fS = 100kSPS
V
= 5V, –10dB
REF
V
= 5V, –1dB
REF
V
= 2.5V, –1dB
REF
0
50
100
FREQUENCY (kHz)
150
200
2.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
SUPPLY (V)
Figure 15. SINAD vs. Frequency
Figure 17. Operating Current vs. Supply
Rev. B | Page 10 of 16
Data Sheet
AD7683
900
6
5
VDD = 5V, fS = 100kSPS
800
700
600
500
400
300
200
100
0
4
3
2
OFFSET ERROR
VDD = 2.7V, fS = 100kSPS
1
0
–1
–2
–3
–4
–5
–6
GAIN ERROR
–55
–34
–15
5
25
45
65
85
105
125
–55
–35
–15
5
25
45
65
85
105
125
TEMPERATURE (°C)
TEMPERATURE (°C)
Figure 18. Operating Current vs. Temperature
Figure 20. Offset and Gain Error vs. Temperature
1000
750
500
250
0
–55
–35
–15
5
25
45
65
85
105
125
TEMPERATURE (°C)
Figure 19. Power-Down Current vs. Temperature
Rev. B | Page 11 of 16
AD7683
Data Sheet
APPLICATIONS INFORMATION
+IN
SWITCHES CONTROL
CONTROL
MSB
LSB
LSB
SW+
SW–
32,768C 16,384C
4C
4C
2C
2C
C
C
C
C
BUSY
REF
COMP
LOGIC
GND
OUTPUT CODE
32,768C 16,384C
MSB
CNV
–IN
Figure 21. ADC Simplified Schematic
array between GND and REF, the comparator input varies by
binary-weighted voltage steps (VREF/2, VREF/4...VREF/65,536).
The control logic toggles these switches, starting with the MSB,
to bring the comparator back into a balanced condition. After
the completion of this process, the part returns to the acquisition
phase and the control logic generates the ADC output code.
CIRCUIT INFORMATION
The AD7683 is a low power, single-supply, 16-bit ADC using a
successive approximation architecture.
The AD7683 is capable of converting 100,000 samples per
second (100 kSPS) and powers down between conversions.
When operating at 10 kSPS, for example, it consumes typically
150 µW with a 2.7 V supply, ideal for battery-powered
applications.
TRANSFER FUNCTIONS
The ideal transfer function for the AD7683 is shown in Figure 22
and Table 10.
The AD7683 provides the user with an on-chip track-and-hold
and does not exhibit any pipeline delay or latency, making it
ideal for multiple, multiplexed channel applications.
111...111
111...110
111...101
The AD7683 is specified from 2.7 V to 5.5 V. It is housed in an
8-lead MSOP or a tiny, 8-lead QFN (LFCSP) package.
The AD7683 is an improved second source to the ADS8320 and
ADS8325. For even better performance, consider the AD7685.
CONVERTER OPERATION
The AD7683 is a successive approximation ADC based on a
charge redistribution DAC. Figure 21 shows the simplified
schematic of the ADC. The capacitive DAC consists of two
identical arrays of 16 binary-weighted capacitors that connect
to the two comparator inputs.
000...010
000...001
000...000
–FS
–FS + 1 LSB
+
FS – 1 LSB
–FS + 0.5 LSB
+FS – 1.5 LSB
ANALOG INPUT
During the acquisition phase, terminals of the array tied to the
comparator’s input are connected to GND via SW+ and SW−.
All independent switches are connected to the analog inputs.
Thus, the capacitor arrays are used as sampling capacitors and
acquire the analog signal on the +IN and −IN inputs. When the
Figure 22. ADC Ideal Transfer Function
Table 10. Output Codes and Ideal Input Voltages
Analog Input
REF = 5 V
Digital Output Code
Hexadecimal
FFFF1
8001
8000
Description
FSR – 1 LSB
Midscale + 1 LSB
Midscale
Midscale – 1 LSB
–FSR + 1 LSB
–FSR
V
4.999924 V
2.500076 V
2.5 V
CS
acquisition phase is complete and the
input goes low, a con-
version phase is initiated. When the conversion phase begins,
SW+ and SW− are opened first. The two capacitor arrays are
then disconnected from the inputs and connected to the GND
input. Therefore, the differential voltage between the inputs,
+IN and −IN, captured at the end of the acquisition phase is
applied to the comparator inputs, causing the comparator to
become unbalanced. By switching each element of the capacitor
2.499924 V
76.3 µV
0 V
7FFF
0001
00002
1 This is also the code for an overranged analog input (V+IN – V–IN above
VREF – VGND).
2 This is also the code for an underranged analog input (V+IN – V–IN below VGND).
Rev. B | Page 12 of 16
Data Sheet
AD7683
(NOTE 1)
REF
2.7V TO 5.25V
C
REF
100nF
2.2µF TO 10µF
(NOTE 2)
REF
VDD
33Ω
+IN
–IN
0V TO V
REF
DCLOCK
2.7nF
AD7683
(NOTE 3)
D
3-WIRE INTERFACE
OUT
CS
(NOTE 4)
GND
NOTES
1. SEE VOLTAGE REFERENCE INPUT SECTION FOR REFERENCE SELECTION.
2. C IS USUALLY A 10µF CERAMIC CAPACITOR (X5R).
REF
3. SEE DRIVER AMPLIFIER CHOICE SECTION.
4. OPTIONAL FILTER. SEE ANALOG INPUT SECTION.
Figure 23. Typical Application Diagram
pass filter that reduces undesirable aliasing effects and limits
the noise.
TYPICAL CONNECTION DIAGRAM
Figure 23 shows an example of the recommended application
diagram for the AD7683.
When the source impedance of the driving circuit is low, the
AD7683 can be driven directly. Large source impedances signi-
ficantly affect the ac performance, especially THD. The dc
performances are less sensitive to the input impedance.
ANALOG INPUT
Figure 24 shows an equivalent circuit of the input structure of
the AD7683. The two diodes, D1 and D2, provide ESD protec-
tion for the analog inputs, +IN and −IN. Care must be taken to
ensure that the analog input signal never exceeds the supply rails
by more than 0.3 V because this causes these diodes to become
forward-biased and start conducting current. However, these
diodes can handle a forward-biased current of 130 mA maximum.
For instance, these conditions can eventually occur when the
input buffer (U1) supplies are different from VDD. In such a
case, use an input buffer with a short-circuit current limitation
to protect the part.
DRIVER AMPLIFIER CHOICE
Although the AD7683 is easy to drive, the driver amplifier
needs to meet the following requirements:
The noise generated by the driver amplifier needs to be
kept as low as possible to preserve the SNR and transition
noise performance of the AD7683. Note that the AD7683
has a noise figure much lower than most other 16-bit
ADCs and, therefore, can be driven by a noisier op amp
while preserving the same or better system performance.
The noise coming from the driver is filtered by the AD7683
analog input circuit, 1-pole, low-pass filter made by RIN
and CIN or by the external filter, if one is used.
VDD
D1
D2
C
IN
R
IN
+IN
OR –IN
C
PIN
For ac applications, the driver needs to have a THD
performance suitable to that of the AD7683. Figure 16 shows
the THD vs. frequency that the driver should exceed.
GND
Figure 24. Equivalent Analog Input Circuit
For multichannel multiplexed applications, the driver
amplifier and the AD7683 analog input circuit must be
able to settle for a full-scale step of the capacitor array at a
16-bit level (0.0015%). In the amplifier data sheet, settling
at 0.1% to 0.01% is more commonly specified. This could
differ significantly from the settling time at a 16-bit level
and should be verified prior to driver selection.
This analog input structure allows the sampling of the differen-
tial signal between +IN and −IN. By using this differential input,
small signals common to both inputs are rejected. For instance,
by using −IN to sense a remote signal ground, ground potential
differences between the sensor and the local ADC ground are
eliminated. During the acquisition phase, the impedance of the
analog input, +IN, can be modeled as a parallel combination of
Capacitor CPIN and the network formed by the series connection
of RIN and CIN. CPIN is primarily the pin capacitance. RIN is typically
600 Ω and is a lumped component consisting of some serial
resistors and the on resistance of the switches. CIN is typically
30 pF and is mainly the ADC sampling capacitor. During the
conversion phase, when the switches are opened, the input
impedance is limited to CPIN. RIN and CIN make a 1-pole, low-
Table 11. Recommended Driver Amplifiers
Amplifier
ADA4841-1
OP184
AD8605, AD8615
AD8519
Typical Application
Very low noise and low power
Low power, low noise, and low frequency
5 V single-supply, low power
Low power and low frequency
High frequency and low power
AD8031
Rev. B | Page 13 of 16
AD7683
Data Sheet
DCLOCK falling edges. The data is valid on both DCLOCK
edges. Although the rising edge can be used to capture the data,
a digital host also using the DCLOCK falling edge allows a
faster reading rate, provided it has an acceptable hold time.
VOLTAGE REFERENCE INPUT
The AD7683 voltage reference input, REF, has a dynamic input
impedance. Therefore, it should be driven by a low impedance
source with efficient decoupling between the REF and GND
pins, as explained in the Layout section.
CONVERT
When REF is driven by a very low impedance source (such as
an unbuffered reference voltage like the low temperature drift
ADR435 reference or a reference buffer using the AD8031 or
the AD8605), a 10 μF (X5R, 0805 size) ceramic chip capacitor is
appropriate for optimum performance.
DIGITAL HOST
DATA IN
CS
AD7683
DCLOCK
D
OUT
CLK
Figure 26. Connection Diagram
If desired, smaller reference decoupling capacitors with values
as low as 2.2 μF can be used with a minimal impact on perfor-
mance, especially DNL.
LAYOUT
Design the PCB that houses the AD7683 so that the analog and
digital sections are separated and confined to certain areas of
the board. The pin configuration of the AD7683, with all its
analog signals on the left side and all its digital signals on the
right side, eases this task.
POWER SUPPLY
The AD7683 powers down automatically at the end of each
conversion phase and, therefore, the power scales linearly with
the sampling rate, as shown in Figure 25. This makes the part
ideal for low sampling rates (even of a few Hz) and low battery-
powered applications.
Avoid running digital lines under the device because these
couple noise onto the die, unless a ground plane under the
AD7683 is used as a shield. Fast switching signals, such as
1000
CS
or clocks, should never run near analog signal paths. Avoid
crossover of digital and analog signals.
VDD = 5V
100
Use at least one ground plane. It can be common or split between
the digital and analog sections. In such a case, it should be joined
underneath the AD7683.
VDD = 2.7V
10
The AD7683 voltage reference input (REF) has a dynamic input
impedance and should be decoupled with minimal parasitic
inductances. Accomplish this by placing the reference decoupling
ceramic capacitor close to, and ideally right up against, the REF
and GND pins and by connecting these pins with wide, low
impedance traces.
1
0.1
0.01
10
100
1k
10k
100k
SAMPLING RATE (SPS)
Finally, decouple the power supply, VDD, of the AD7683 with a
ceramic capacitor, typically 100 nF, placed close to the AD7683.
Connect it using short and large traces to provide low impedance
paths and reduce the effect of glitches on the power supply lines.
Figure 25. Operating Current vs. Sampling Rate
DIGITAL INTERFACE
The AD7683 is compatible with SPI®, QSPI™, digital hosts,
MICROWIRE™, and DSPs (for example, Blackfin® ADSP-BF531,
ADSP-BF532, ADSP-BF533, or the ADSP-2191M). The connection
diagram is shown in Figure 26 and the corresponding timing is
given in Figure 2.
EVALUATING THE AD7683 PERFORMANCE
Other recommended layouts for the AD7683 are outlined in the
evaluation board for the AD7683 (EVAL-AD7683CBZ). The
evaluation board package includes a fully assembled and tested
evaluation board, documentation, and software for controlling
the board from a PC via the EVAL-CONTROL BRD3Z.
CS
A falling edge on
initiates a conversion and the data transfer.
After the fifth DCLOCK falling edge, DOUT is enabled and forced
low. The data bits are then clocked, MSB first, by subsequent
Rev. B | Page 14 of 16
Data Sheet
AD7683
OUTLINE DIMENSIONS
3.20
3.00
2.80
8
1
5
4
5.15
4.90
4.65
3.20
3.00
2.80
PIN 1
IDENTIFIER
0.65 BSC
0.95
0.85
0.75
15° MAX
1.10 MAX
0.80
0.55
0.40
0.15
0.05
0.23
0.09
6°
0°
0.40
0.25
COPLANARITY
0.10
COMPLIANT TO JEDEC STANDARDS MO-187-AA
Figure 27. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)
Dimensions Shown in millimeters
3.10
3.00 SQ
2.90
0.35
0.30
0.25
0.65 BSC
8
5
PIN 1 INDEX
EXPOSED
PAD
1.74
1.64
1.49
AREA
0.50
0.40
0.30
1
4
0.20 MIN
BOTTOM VIEW
TOP VIEW
PIN 1
INDICATOR
(R 0.2)
2.48
2.38
2.23
0.80 MAX
0.55 NOM
0.80
0.75
0.70
0.05 MAX
0.02 NOM
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SEATING
PLANE
0.20 REF
SECTION OF THIS DATA SHEET.
Figure 28. 8-Terminal Quad Flat No Lead Package (QFN) [LFCSP_WD]
3 mm × 3 mm Body, Very Very Thin, Dual Lead
(CP-8-3)
Dimensions Shown in millimeters
Rev. B | Page 15 of 16
AD7683
Data Sheet
ORDERING GUIDE
Integral
Nonlinearity
Package
Option
Ordering
Model1
Temperature Range
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
Package Description2
8-Lead QFN [LFCSP_WD]
8-Lead MSOP
Branding
Quantity
Reel, 1,500
Tube, 50
Reel, 1,000
Reel, 1,500
Tube, 50
AD7683ACPZRL7
AD7683ARMZ
AD7683ARMZRL7
AD7683BCPZRL7
AD7683BRMZ
AD7683BRMZRL7
EVAL-AD7683SDZ
EVAL-CONTROL BRD3Z
6 LSB max
6 LSB max
6 LSB max
3 LSB max
3 LSB max
3 LSB max
CP-8-3
RM-8
RM-8
CP-8-3
RM-8
RM-8
C4G
C4G
C4G
C38
C38
C38
8-Lead MSOP
8-Lead QFN [LFCSP_WD]
8-Lead MSOP
8-Lead MSOP
Reel, 1,000
Evaluation Board
Controller Board
1 Z = RoHS Compliant Part.
2 The EVAL CONTROL BRD3Z board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.
©2004–2016 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D04301-0-2/16(B)
Rev. B | Page 16 of 16
相关型号：
AD7683BCPZRL
1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, DSO8, 3 X 3 MM, ROHS COMPLIANT, LFCSP-8
ADI
©2020 ICPDF网 联系我们和版权申明