AD8122ACPZ [ADI]
Triple Differential Receiver with 300m Adjustable Cable Equalization;
| 型号： | AD8122ACPZ |
| 厂家： | 
ADI |
| 描述： | Triple Differential Receiver with 300m Adjustable Cable Equalization 接口集成电路 |
| 文件： | 总21页 (文件大小：532K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Triple Differential Receiver with
300 Meter Adjustable Line Equalization
Data Sheet
AD8122
FEATURES
FUNCTIONAL BLOCK DIAGRAM
V
V
V
V
OFFSET GAIN
PEAK
FILTER
Compensates cables up to 300 meters for wideband video
60 MHz equalized BW at 300 meters of UTP cable
120 MHz equalized BW at 150 meters of UTP cable
Fast time domain performance
70 ns settling time to 1% at 300 meters of UTP cable
7 ns rise/fall times with 2 V step at 300 meters of UTP cable
3 frequency response gain adjustment pins
High frequency peaking adjustment (VPEAK
Output low-pass filter cutoff adjustment (VFILTER
Broadband flat gain adjustment (VGAIN
Selectable for UTP or coaxial compensation
DC output offset adjustment pin (VOFFSET
Low output offset voltage: 4 mV at G = 1
Compensates both RGB and YPbPr
2 on-chip comparators with hysteresis can be used
for common-mode sync pulse extraction
Available in 40-lead, 6 mm × 6 mm LFCSP
COAX/UTP
–IN
+IN
R
OUT
R
R
GAIN
R
–IN
G
OUT
G
)
+IN
G
)
GAIN
OUT
G
–IN
+IN
B
)
B
B
GAIN
)
B
–IN
CMP1
OUT
OUT
CMP1
+IN
–IN
CMP1
CMP2
CMP2
+IN
CMP2
AD8122
Figure 1.
APPLICATIONS
Keyboard-video-mouse (KVM)
Digital signage
RGB video over UTP cables
Professional video projection and distribution
HD video
Security video
GENERAL DESCRIPTION
The AD8122 is a high speed, triple differential receiver and
equalizer that compensates for the transmission losses of UTP
cables up to 300 meters in length and coaxial cables up to
200 meters in length. Various gain stages are summed to best
approximate the inverse frequency response of the cable. Each
channel features a high impedance differential input with high
rejection of common-mode (CM) signals that is ideal for inter-
facing directly with the cable.
The selection of UTP or coaxial cable compensation responses
UTP
left floating in UTP applications. The VOFFSET input allows the
dc voltage at the output to be adjusted, which can be useful in
dc-coupled systems.
is determined by the binary COAX/
input, which can be
For added flexibility, the gain of each channel can be set to 1
or 2 using the associated gain control pin.
The AD8122 is available in a 6 mm × 6 mm, 40-lead LFCSP
and is rated to operate over the extended temperature range
of −40°C to +85°C.
The AD8122 has two control inputs for optimal cable
compensation, one LPF control input, an input to select UTP or
coaxial cable, and an input to adjust the dc output offset. The cable
compensation inputs are used to compensate for different cable
lengths: the VPEAK input controls the amount of high frequency
peaking, and the VGAIN input adjusts the broadband flat gain to
compensate for the flat cable loss. The VFILTER input controls the
cutoff frequency of output low-pass filters on each channel.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2012 Analog Devices, Inc. All rights reserved.
AD8122* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
DESIGN RESOURCES
• AD8122 Material Declaration
• PCN-PDN Information
• Quality And Reliability
• Symbols and Footprints
EVALUATION KITS
• AD8122 Evaluation Board
DOCUMENTATION
Data Sheet
DISCUSSIONS
View all AD8122 EngineerZone Discussions.
• AD8122: Triple Differential Receiver with 300m Adjustable
Line Equalization Datasheet
SAMPLE AND BUY
Visit the product page to see pricing options.
REFERENCE DESIGNS
• CN0275
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
REFERENCE MATERIALS
Press
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
• Analog Devices Introduces Industry’s Fastest and Most
Power Efficient 300 meter UTP Cable Equalizer for Analog
Video Distribution
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
AD8122
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
On-Chip Comparators .............................................................. 12
Input Single-Ended Voltage Range Considerations .............. 12
Applications Information .............................................................. 13
Basic Operation .......................................................................... 13
Input Overdrive Recovery and Protection.............................. 13
Comparator Applications.......................................................... 13
Sync Pulse Extraction Using Comparators............................. 14
Using the VPEAK, VGAIN, VFILTER, and VOFFSET Inputs ................. 15
Applications....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings............................................................ 5
Thermal Resistance ...................................................................... 5
Maximum Power Dissipation ..................................................... 5
ESD Caution.................................................................................. 5
Pin Configuration and Function Descriptions............................. 6
Typical Performance Characteristics ............................................. 8
Theory of Operation ...................................................................... 12
Adjustable Control Voltages...................................................... 12
Differential Inputs ...................................................................... 12
Outputs ........................................................................................ 12
UTP
Using the COAX/
Selector................................................ 15
Driving High Impedance Capacitive Loads ........................... 15
Driving 75 Ω Cable with the AD8122..................................... 15
Layout and Power Supply Decoupling Considerations......... 15
Input Common-Mode Range ................................................... 15
Power-Down ............................................................................... 16
Outline Dimensions....................................................................... 17
Ordering Guide .......................................................................... 17
REVISION HISTORY
7/12—Revision 0: Initial Version
Rev. 0 | Page 2 of 20
Data Sheet
AD8122
SPECIFICATIONS
TA = 25°C, VS = 5 V, Category 5e UTP cable, input VCM = 0 V, VOFFSET = 0 V, V PEAK, VGAIN, and VFILTER are set to the recommended settings
shown in Figure 24, unless otherwise noted. For G = 2, RL = 150 Ω and VOUT = 2 V p-p; for G = 1, RL = 1 kΩ and VOUT = 1 V p-p.
Table 1.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
DYNAMIC AND NOISE PERFORMANCE
−3 dB Large Signal Bandwidth
AD8122 only, G = 1/G = 2
150 meters of cable, G = 1/G = 2
300 meters of cable, G = 1, G = 2
270/165
120/110
60
1000
6
7
6
7
70
70
85
70
3.7/6.2
MHz
MHz
MHz
V/µs
ns
ns
ns
ns
ns
ns
ns
ns
mV rms
Slew Rate
10% to 90% Rise/Fall Times
VOUT = 2 V p-p, AD8122 only, G = 1, G = 2
VOUT = 2 V step, 150 meters of cable, G = 2
VOUT = 2 V step, 300 meters of cable, G = 2
VOUT = 1 V step, 150 meters of cable, G = 1
VOUT = 1 V step, 300 meters of cable, G = 1
VOUT = 2 V step, 150 meters of cable, G = 2
VOUT = 2 V step, 300 meters of cable, G = 2
VOUT = 1 V step, 150 meters of cable, G = 1
VOUT = 1 V step, 300 meters of cable, G = 1
Settling Time to 1%
Integrated Output Voltage Noise
150 meters of cable, integrated to 160 MHz,
G = 1/G = 2
300 meters of cable, integrated to 160 MHz,
G = 1/G = 2
17/27
mV rms
INPUT PERFORMANCE
Input Voltage Range
Maximum Differential Voltage Swing
Voltage Gain Error
Common mode, −INx = +INx
|(+INx) − (−INx)|
ΔVOUT/ΔVIN, VGAIN set for 0 meters of cable, G = 1
ΔVOUT/ΔVIN, VGAIN set for 0 meters of cable, G = 2
G = 1, G = 2
4.0
3
1.5
0.50
0.15
V
V
%
%
%
Channel-to-Channel Gain Matching
Common-Mode Rejection (CMR)
ΔVOUT/ΔVIN, CM
DC, VPEAK = VGAIN = 0 V, G = 1/G = 2
DC, 300 meters of cable, G = 1/G = 2
1 MHz, 300 meters of cable, G = 1/G = 2
50 MHz, 300 meters of cable, G = 1/G = 2
100 MHz, 300 meters of cable, G = 1/G = 2
Common mode
−92/−87
−89/−85
−63/−57
5/10
10/14
4.4
dB
dB
dB
dB
dB
MΩ
MΩ
pF
Input Resistance
Differential
Common mode
3.7
1.0
Input Capacitance
Differential
0.5
pF
Input Bias Current
ADJUSTMENT PINS
VPEAK Input Voltage Range
VGAIN Input Voltage Range
VOFFSET Input Current
VGAIN Input Current
VPEAK Input Current
VFILTER Input Current
VOFFSET to OUTx Gain
1.1
µA
Relative to ground
Relative to ground
0 to 2
0 to 2
1.1
−0.5
0.6
V
V
µA
µA
µA
µA
V/V
0.5
1
OUTx = OUTR, OUTG, OUTB, range limited by
output swing, VGAIN = 0 V, G = 1
OUTPUT CHARACTERISTICS
Output Voltage Swing
Output Offset Voltage
G = 1, G = 2
−3.9 to +3.9
4/ 8
10/ 30
2.6/3.2
V
RTO, VPEAK = VGAIN = VFILTER = VOFFSET = 0 V, G = 1/G = 2
RTO, 300 meters of cable, G = 1/G = 2
RTO, G = 1/G = 2
mV
mV
µV/°C
Output Offset Voltage Drift
Rev. 0 | Page 3 of 20
AD8122
Data Sheet
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
COMPARATORS
Output Voltage Level Low, VOL
Output Voltage Level High, VOH
Hysteresis, VHYST
0.3
3.3
70
V
V
mV
Propagation Delay
Low to High, tPD, LH
High to Low, tPD, HL
Rise Time, tRISE
Fall Time, tFALL
Output Resistance, VOL
Output Resistance, VOH
DIGITAL CONTROLS
14
10
8
7
18
1
ns
ns
ns
ns
Ω
Ω
COAX/UTP Pin
Input Voltage Level Low, VIL
Input Voltage Level High, VIH
Input Current, Low
Input Current, High
PD Pin
1.5
2.9
5.5
V
V
µA
µA
3.5
0.7
24
Input Voltage Level Low, VIL
Input Voltage Level High, VIH
Input Current, Low
V
V
µA
µA
3.2
4.5
1
1
Input Current, High
POWER SUPPLY
Operating Voltage Range
Positive Quiescent Supply Current
Negative Quiescent Supply Current
Supply Current Drift, ICC
Supply Current Drift, IEE
Positive Power Supply Rejection
V
mA
mA
µA/°C
µA/°C
120
66
210
−120
ΔVOUT/ΔVSUPPLY
DC, RTO, 0 meters of cable, G = 1/G = 2
DC, RTO, 300 meters of cable, G = 1/G = 2
100 MHz, RTO, 300 meters of cable, G = 1/G = 2
ΔVOUT/ΔVSUPPLY
−72/−66
−68/−62
5/8
dB
dB
dB
Negative Power Supply Rejection
DC, RTO, 0 meters of cable, G = 1/G = 2
DC, RTO, 300 meters of cable, G = 1/G = 2
100 MHz, RTO, 300 meters of cable, G = 1/G = 2
−88/−80
−80/−74
18/14
3.4
dB
dB
dB
mA
mA
°C
Positive Supply Current, Powered Down VPEAK = VGAIN = VFILTER = 0 V
Negative Supply Current, Powered Down VPEAK = VGAIN = VFILTER = 0 V
OPERATING TEMPERATURE RANGE
0.4
−40
+85
Rev. 0 | Page 4 of 20
Data Sheet
AD8122
ABSOLUTE MAXIMUM RATINGS
Airflow reduces θJA. In addition, more metal directly in contact
with the package leads from metal traces, through holes, ground,
and power planes reduces θJA. The exposed pad on the underside
of the package must be soldered to a pad on the PCB surface that
is thermally connected to a solid plane (usually the ground plane)
to achieve the specified θJA.
Table 2.
Parameter
Rating
Supply Voltage
11 V
Power Dissipation
See Figure 2
VS− − 0.3 V to VS+ + 0.3 V
−65°C to +125°C
−40°C to +85°C
Input Voltage (Any Input)
Storage Temperature Range
Operating Temperature Range
Figure 2 shows the maximum safe power dissipation in the
package vs. the ambient temperature for the 40-lead LFCSP
(θJA = 39°C/W) on a JEDEC standard 4-layer board with the
exposed pad soldered to a pad that is thermally connected
to a PCB plane. θJA values are approximations.
6
Lead Temperature (Soldering, 10 sec) 300°C
Junction Temperature 150°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
5
4
3
2
1
0
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, the device
soldered in a circuit board in still air. This value was measured
using a JEDEC standard 4-layer printed circuit board (PCB).
Table 3. Thermal Resistance
Package Type
θJA
θJC
Unit
–40
–20
0
20
40
60
80
40-Lead LFCSP
39
1.3
°C/W
AMBIENT TEMPERATURE (°C)
Figure 2. Maximum Power Dissipation vs. Ambient Temperature
for a 4-Layer Board
MAXIMUM POWER DISSIPATION
The maximum safe power dissipation in the AD8122 package
is limited by the associated rise in junction temperature (TJ) on
the die. At approximately 150°C, which is the glass transition
temperature, the plastic changes its properties. Even temporarily
exceeding this temperature limit can change the stresses that the
package exerts on the die, permanently shifting the parametric
performance of the AD8122. Exceeding a junction temperature
of 175°C for an extended period can result in changes in the
silicon devices, potentially causing failure.
ESD CAUTION
The power dissipated in the package (PD) is the sum of the
quiescent power dissipation and the power dissipated in the
package due to the load drive for all outputs. The quiescent
power is the voltage between the supply pins (VS+ and VS−)
times the quiescent current (IS). The power dissipation due to
each load current is calculated by multiplying the load current
by the voltage difference between the associated power supply
and the output voltage. The total power dissipation due to load
currents is then obtained by taking the sum of the individual
power dissipations. RMS output voltages must be used when
dealing with ac signals.
Rev. 0 | Page 5 of 20
AD8122
Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
AD8122
TOP VIEW
(Not to Scale)
NC
CMP1
CMP1
CMP1
1
2
30 COAX/UTP
+IN
–IN
DV
29
28
S+
1
2
PD
V
3
OUT
4
27 FILTER
V
V
_
V
V
5
26
25
S+ CMP
PEAK
_
6
–
S
CMP
CMP2
CMP2
CMP2
GAIN
OUT
–IN
7
24 DGND
V
8
23
OFFSET
DV
+IN
9
22
S–
V
10
21 V
S–
S+
NOTES
1. TO ACHIEVE THE SPECIFIED THERMAL RESISTANCE, THE EXPOSED PAD
ON THE UNDERSIDE OF THE PACKAGE MUST BE SOLDERED TO A PAD
ON THE PCB SURFACE THAT IS THERMALLY CONNECTED TO A SOLID
PLANE WITH A VOLTAGE BETWEEN V AND V
.
S+
S–
2. NC = NO INTERNAL CONNECTION.
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 40
NC
No Internal Connection.
2
3
4
5
6
7
8
9
+INCMP1
−INCMP1
OUTCMP1
VS+_CMP
VS−_CMP
OUTCMP2
−INCMP2
+INCMP2
VS−
Positive Input, Comparator 1.
Negative Input, Comparator 1.
Output, Comparator 1.
Positive Power Supply, Comparator. Connect to +5 V.
Negative Power Supply, Comparator. Connect to −5 V.
Output, Comparator 2.
Negative Input, Comparator 2.
Positive Input, Comparator 2.
10, 14, 18
11
12
Negative Power Supply, Equalizer Sections. Connect to −5 V.
Blue Channel Gain. Connect to OUTB for G = 1; connect to AGND for G = 2.
Output, Blue Channel.
GAINB
OUTB
13, 17, 21
15
16
VS+
GAING
OUTG
Positive Power Supply, Equalizer Sections. Connect to +5 V.
Green Channel Gain. Connect to OUTG for G = 1; connect to AGND for G = 2.
Output, Green Channel.
19
20
GAINR
OUTR
Red Channel Gain. Connect to OUTR for G = 1; connect to AGND for G = 2.
Output, Red Channel.
22
23
24
25
DVS−
Negative Power Supply, Digital Control. Connect to −5 V.
Output Offset Control Voltage.
Digital Ground Reference.
VOFFSET
DGND
VGAIN
Broadband Flat Gain Control Voltage.
26
27
28
VPEAK
VFILTER
PD
Equalizer High Frequency Boost Control Voltage.
Low-Pass Filter Cutoff Frequency Adjustment Control Voltage.
Power-Down.
29
DVS+
Positive Power Supply, Digital Control. Connect to +5 V.
30
COAX/UTP
Cable Compensation Control Input. Connect this pin to Logic 1 for coaxial cable; connect this pin to
Logic 0 for UTP cable. This input can be left floating in UTP applications.
Rev. 0 | Page 6 of 20
Data Sheet
AD8122
Pin No.
Mnemonic
Description
31
32
33, 36, 39
34
35
37
38
+INR
−INR
AGND
+ING
−ING
+INB
−INB
EP
Positive Input, Red Channel.
Negative Input, Red Channel.
Analog Ground Reference.
Positive Input, Green Channel.
Negative Input, Green Channel.
Positive Input, Blue Channel.
Negative Input, Blue Channel.
Exposed Pad. To achieve the specified thermal resistance, the exposed pad on the underside of the
package must be soldered to a pad on the PCB surface that is thermally connected to a solid plane
with voltage between VS+ and VS−.
Rev. 0 | Page 7 of 20
AD8122
Data Sheet
TYPICAL PERFORMANCE CHARACTERISTICS
TA = 25°C, VS = 5 V, Category 5e UTP cable, input VCM = 0 V, V OFFSET = 0 V, V PEAK, VGAIN, and VFILTER are set to the recommended settings
shown in Figure 24, unless otherwise noted. For G = 2, RL = 150 Ω and VOUT = 2 V p-p; for G = 1, RL = 1 kΩ and VOUT = 1 V p-p.
6
12
3
9
0
6
–3
3
100m
150m
200m
250m
300m
–6
0
100m
150m
200m
250m
300m
–9
–3
–6
–9
–12
–12
–15
–18
0.1
1
10
FREQUENCY (MHz)
100
0.1
1
10
100
FREQUENCY (MHz)
Figure 4. Equalized Frequency Response for Various UTP Cable Lengths, G = 1
Figure 7. Equalized Frequency Response for Various UTP Cable Lengths, G = 2
6
3
0
12
9
6
–3
3
100m
100m
150m
200m
150m
–6
–9
0
–3
200m
–12
–15
–18
–6
–9
–12
0.1
0.1
1
10
FREQUENCY (MHz)
100
1
10
100
FREQUENCY (MHz)
Figure 5. Equalized Frequency Response for Various Coaxial Cable Lengths,
G = 1
Figure 8. Equalized Frequency Response for Various Coaxial Cable Lengths,
G = 2
3
12
V
V
= 1.37V
= 1.86V
GAIN
PEAK
V
V
= 1.37V
= 1.86V
GAIN
PEAK
9
6
0
–3
–6
3
V
V
V
= 2V
FILTER
FILTER
FILTER
V
V
= 2V
FILTER
= 1.7V
= 0V
V
= 1.7V
= 0V
FILTER
0
FILTER
–9
–3
–12
0.1
–6
0.1
1
10
100
1
10
100
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 6. Equalized Frequency Response for Various VFILTER Levels,
300 m Cable Length, G = 1
Figure 9. Equalized Frequency Response for Various VFILTER Levels,
300 m Cable Length, G = 2
Rev. 0 | Page 8 of 20
Data Sheet
AD8122
140
130
120
110
100
90
10000
1000
100
300m, G = 2
G = 1
G = 2
300m, G = 1
80
150m, G = 1
150m, G = 2
70
60
50
10
0.1
40
1
10
FREQUENCY (MHz)
100
100 120 140 160 180 200 220 240 260 280 300
CABLE LENGTH (m)
Figure 10. Equalized −3 dB Bandwidth vs. Cable Length
Figure 13. Voltage Noise Density vs. Frequency for 300 m and 150 m
Cable Lengths, RTO
30
25
20
15
10
5
6
5
4
3
2
1
0
70
60
50
40
30
20
10
0
150m, G = 2
150m, G = 1
300m, G = 2
300m, G = 1
G = 2
G = 1
0
0
50
100
150
200
250
300
0
0.2
0.4
0.6
0.8
1.0
1.2
(V)
1.4
1.6
1.8
2.0
CABLE LENGTH (m)
V
FILTER
Figure 11. Integrated Output Noise (1 MHz to 160 MHz) vs. Cable Length
Figure 14. Integrated Output Noise (1 MHz to 160 MHz) vs. VFILTER
for 300 m and 150 m Cable Lengths
20
0
20
0
–20
–20
300m
300m
–40
–40
150m
150m
–60
–60
–80
–80
–100
–120
–100
–120
0.1
1
10
100
0.1
1
10
100
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 12. Crosstalk vs. Frequency for 300 m and 150 m Cable Lengths, G = 1
Figure 15. Crosstalk vs. Frequency for 300 m and 150 m Cable Lengths, G = 2
Rev. 0 | Page 9 of 20
AD8122
Data Sheet
20
20
0
ΔV
/ΔV
IN, CM
ΔV
/ΔV
IN, CM
OUT
OUT
0
–20
–20
–40
–60
–80
–100
300m
300m
–40
150m
150m
–60
–80
–100
0.1
1
10
FREQUENCY (MHz)
100
0.1
1
10
FREQUENCY (MHz)
100
Figure 16. Input Common-Mode Rejection vs. Frequency
for 300 m and 150 m Cable Lengths, G = 1
Figure 19. Input Common-Mode Rejection vs. Frequency
for 300 m and 150 m Cable Lengths, G = 2
20
10
20
10
ΔV
/ΔV
SUPPLY
ΔV
/ΔV
SUPPLY
OUT
OUT
0
0
–10
–20
–30
–40
–50
–60
–70
–10
–20
–30
–40
–50
–60
–70
NEGATIVE, 300m
NEGATIVE, 150m
NEGATIVE, 300m
NEGATIVE, 150m
POSITIVE, 300m
POSITIVE, 300m
POSITIVE, 150m
POSITIVE, 150m
0.1
1
10
100
0.1
1
10
100
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 17. Power Supply Rejection vs. Frequency
for 300 m and 150 m Cable Lengths, G = 1
Figure 20. Power Supply Rejection vs. Frequency
for 300 m and 150 m Cable Lengths, G = 2
6
4
6
4
2
2
0
0
–2
–4
–6
–2
–4
–6
INPUT
INPUT × 2
OUTPUT
OUTPUT WITHOUT INPUT CLAMPS
OUTPUT WITH INPUT CLAMPS
0
100 200 300 400 500 600 700 800 900 1000
TIME (ns)
0
100 200 300 400 500 600 700 800 900 1000
TIME (ns)
Figure 21. Overdrive Recovery, G = 2
Figure 18. Overdrive Recovery, G = 1
Rev. 0 | Page 10 of 20
Data Sheet
AD8122
150m
150m
300m
300m
0
50
100
150
200
250
300
350
400
450
0
50
100
150
200
250
300
350
400
450
TIME (ns)
TIME (ns)
Figure 22. Equalized Pulse Response for 300 m and 150 m Cable Lengths
(2 MHz), G = 1
Figure 25. Equalized Pulse Response for 300 m and 150 m Cable Lengths
(2 MHz), G = 2
2
2.0
2
1.00
0.75
0.50
0.25
0
1.5
V
V
OUT
OUT
1.0
1
1
0.5
V
– V
OUT
2V – V
IN OUT
IN
0
0
0
–0.25
–0.50
–0.75
–1.00
–0.5
–1.0
–1.5
–2.0
–1
–1
–2
–2
–100
0
100
200
300
400
500
600
700
800
–100
0
100
200
300
400
500
600
700
800
TIME (ns)
TIME (ns)
Figure 23. Settling Time to 1%, 300 m Cable Length, G = 1
Figure 26. Settling Time to 1%, 300 m Cable Length, G = 2
2.0
1.6
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
V
GAIN
V
AND V
FILTER
PEAK
V
GAIN
V
AND V
FILTER
PEAK
0
50
100
150
200
250
300
0
20
40
60
80
100 120 140 160 180 200
CABLE LENGTH (m)
CABLE LENGTH (m)
Figure 24. Recommended Settings for UTP Cable
Figure 27. Recommended Settings for Coaxial Cable
Rev. 0 | Page 11 of 20
AD8122
Data Sheet
THEORY OF OPERATION
The AD8122 is a triple, wideband, low noise analog line equalizer
that compensates for losses in UTP cables up to 300 meters in
length and coaxial cables up to 200 meters in length. The 3-channel
architecture is targeted at high resolution RGB applications, but
can be used in HD YPbPr applications as well. The transfer func-
tion of the AD8122 can be pin selected for UTP or coaxial cable,
and the gain of each channel can be set to 1 or 2.
OUTPUTS
The AD8122 has low impedance outputs that are capable of
driving a 150 Ω load. In systems where the AD8122 must drive
a high impedance capacitive load, it is recommended that a small
series resistor be placed between the output and the load to buffer
the capacitance. The resistor should not be so large as to reduce
the overall bandwidth to an unacceptable level. For more informa-
tion, see the Driving High Impedance Capacitive Loads section.
ADJUSTABLE CONTROL VOLTAGES
Four continuously adjustable control voltages, common to the
RGB channels, are available to the designer to provide compen-
sation for various cable lengths, as well as for variations in the
cable itself.
ON-CHIP COMPARATORS
Two on-chip comparators can be used for sync pulse extraction
in systems that use common-mode sync pulse encoding (see the
Sync Pulse Extraction Using Comparators section).
•
The VPEAK pin is used to control the amount of high fre-
quency peaking. The VPEAK control is used to compensate
for frequency dependent losses and cable length dependent
losses that are present due to the skin effect of the cable.
The VGAIN pin is used to adjust broadband gain to com-
pensate for low frequency flat losses present in the cable.
The VFILTER pin is used to adjust the cutoff frequency of the
output low-pass filters.
Each comparator can be used in a source-only cable termination
scheme by placing a resistor in series with the comparator output.
For more information, see the Comparator Applications section.
INPUT SINGLE-ENDED VOLTAGE RANGE
CONSIDERATIONS
•
•
•
When using the AD8122 as a receiver, it is important to ensure
that its single-ended input voltages stay within their specified
ranges. The received single-ended level for each input is calcu-
lated by adding the common-mode level of the driver, the single-
ended peak amplitude of the received signal, the amplitude of
any sync pulses, and other induced common-mode signals, such
as ground shifts between the driver and the AD8122 and pickup
from external sources, such as power lines and fluorescent lights.
For more information, see the Input Common-Mode Range
section.
The VOFFSET pin is an output offset adjustment control that
allows the designer to shift the output dc level.
DIFFERENTIAL INPUTS
The AD8122 has high impedance differential inputs that make
termination simple and allow dc-coupled signals to be received
directly from the cable. The AD8122 inputs can also be used in a
single-ended fashion in coaxial cable applications. For differen-
tial systems that require a very wide input common-mode range,
the AD8143 high voltage, triple differential receiver can be placed
in front of the AD8122. For more information, see the Input
Common-Mode Range section.
Rev. 0 | Page 12 of 20
Data Sheet
AD8122
APPLICATIONS INFORMATION
BASIC OPERATION
COMPARATOR APPLICATIONS
The AD8122 is easy to apply because it contains on chip all
components needed for cable loss compensation. Figure 30
shows a basic application circuit for common-mode sync pulse
extraction that is compatible with the common-mode sync pulse
encoding technique used in the AD8134, AD8142, AD8147,
and AD8148 triple differential drivers. If sync pulse extraction
is not required, the terminations can be single 100 Ω resistors,
and the comparator inputs can be left floating.
The two on-chip comparators are most often used to extract
video sync pulses from the received common-mode voltages
(see the Sync Pulse Extraction Using Comparators section).
However, the comparators can also be used to recover sync
pulses in sync-on-color applications, to receive differential
digital information received on other channels such as the
fourth UTP pair, or as general-purpose comparators. Built-in
hysteresis helps to eliminate false triggers from noise.
An ideal source terminated transmission line has a source
resistance that exactly matches the characteristic impedance of
the line and a load impedance that is infinite. When the signal is
launched into the source termination, the initial value of the signal
is one-half the source value because the signal amplitude is divided
by 2 in the voltage divider formed by the source termination and
the transmission line. At the load, the signal experiences 100%
positive reflection due to the infinite load impedance and is
restored to its full value. This technique is commonly used in
PCB layouts that involve high speed digital logic.
INPUT OVERDRIVE RECOVERY AND PROTECTION
Occasional large differential transients can occur on the cable
due to a number of causes, such as ESD and switching. When
operating the AD8122 at G = 1, a differential input that exceeds
+3.4 V or −3.4 V causes the output to “stick” at the associated
power supply rail (positive rail for positive overdrive, negative
rail for negative overdrive). The overdrive condition does not
occur in applications with G = 2.
The AD8122 recovers from the overdrive condition when the
magnitude of the differential input falls below 200 mV. Most
video signals return to 0 V nominal during the blanking intervals;
therefore, recovery from the overdrive condition in systems that
use these signals occurs during the first blanking interval after
the overdrive event has ended.
The comparators are designed to drive source terminated
transmission lines and have output resistances of 18 Ω in the
low state and 1 Ω in the high state. Because the output resistances
are different for each state, a compromise must be made in select-
ing the external source termination resistor value to match the
transmission line impedance. The best approximation to a 50 Ω
match that can be achieved in this case is with an external resistor
value of approximately 41.2 Ω, which is available as a standard
1% value. See Figure 29 for an illustration of the source termina-
tion technique.
In systems with G = 1 and video signals that do not return to
0 V—for example, systems that include dc offsets—it is necessary
to prevent the overdrive condition from occurring. Figure 28 shows
a protection circuit that limits the differential input voltage to a
little over 2 V. This circuit should be placed between the termina-
tion resistors and each AD8122 differential input.
49.9Ω
Impedance mismatches occur in both the high state and the low
state due to the differences in output resistances, resulting in a
reflection coefficient of approximately +8.4% (21.5 dB return
loss) in the low state, where the total source resistance is 59.2 Ω,
and −8.4% (21.5 dB return loss) in the high state, where the total
source resistance is 42.2 Ω. This source match is acceptable for
digital sync pulses.
1
2
3
4
3
5
2
6
1
AD8122
INPUT
TERMINATION
RESISTORS
6
5
4
HN2D02FUTW1T1G
HN2D02FUTW1T1G
49.9Ω
Figure 28. Required Input Protection for Applications with G = 1
Figure 29 shows how to apply source termination to the
comparators when driving a 50 Ω transmission line that is
high impedance at its receive end.
HIGH-Z
41.2Ω
Z
= 50Ω
0
Figure 29. Using a Comparator with Source Termination
Rev. 0 | Page 13 of 20
AD8122
Data Sheet
K
2
SYNC PULSE EXTRACTION USING COMPARATORS
Blue VCM
where:
=
[
V + H
]
(3)
The AD8122 is useful in many systems that transport computer
video signals, which typically comprise red, green, and blue video
signals, as well as separate horizontal and vertical sync signals
(RGBHV). Because the sync signals are separate and not embedded
in the color signals, it is advantageous to transmit them using a
simple scheme that encodes them on the three common-mode
voltages of the RGB signals. The AD8134, AD8142, AD8147,
and AD8148 triple differential drivers are natural complements
to the AD8122 because they perform the sync pulse encoding
with the necessary circuitry on chip.
Red VCM, Green VCM, and Blue VCM are the transmitted common-
mode voltages of the respective color signals.
K is an adjustable gain constant that is set by the driver.
V and H are the vertical and horizontal sync pulses, respectively,
defined with a weight of −1 when the pulses are in their low states
and a weight of +1 when the pulses are in their high states.
For more information about the encoding scheme, see the data
sheets for the AD8134, AD8142, AD8147, and AD8148 drivers.
Figure 30 shows how the AD8122 comparators can be used to
extract the horizontal and vertical sync pulses that are encoded
on the RGB common-mode voltages by the drivers.
The sync encoding equations are as follows:
K
2
Red VCM
=
[
V − H
]
(1)
(2)
K
2
Green VCM
=
[
−2 V
]
26
25
27
23
V
V
V
V
PEAK
AD8122
ANALOG
CONTROL
INPUTS
GAIN
FILTER
OFFSET
28
POWER-DOWN CONTROL
CABLE SELECT CONTROL
PD
30 COAX/UTP
RED
GREEN
BLUE
31
32
49.9Ω
49.9Ω
RECEIVED
RED VIDEO
20
19
16
15
RED VIDEO OUTPUT
RED GAIN
34
35
49.9Ω
RECEIVED
GREEN VIDEO
GREEN VIDEO OUTPUT
GREEN GAIN
49.9Ω
37
38
49.9Ω
49.9Ω
RECEIVED
BLUE VIDEO
12
11
BLUE VIDEO OUTPUT
BLUE GAIN
1kΩ
1kΩ
BLUE V
CM
2
1
3
4
HSYNC OUTPUT
RED V
CM
9
2
8
VSYNC OUTPUT
7
475Ω
GREEN V
CM
47pF
47pF
Figure 30. Basic Application Circuit with Common-Mode Sync Pulse Extraction (Supplies and Input Protection Not Shown)
Rev. 0 | Page 14 of 20
Data Sheet
AD8122
USING THE VPEAK, VGAIN, VFILTER, AND VOFFSET INPUTS
LAYOUT AND POWER SUPPLY DECOUPLING
CONSIDERATIONS
The VPEAK input is the main peaking control and is used to
compensate for the low-pass roll-off in the cable response.
The VGAIN input controls the broadband flat gain and is used
to compensate for the cable loss that is nominally flat.
Standard high speed PCB layout practices should be adhered
to when designing with the AD8122. A solid ground plane is
required, and controlled impedance traces should be used when
interconnecting the high speed signals. Place source termination
resistors on all of the outputs as close as possible to the output pins.
The output of each channel contains an on-chip adjustable low-
pass filter to reduce high frequency noise. In most applications,
the filter cutoff frequency control, VFILTER, is connected directly
to the VPEAK voltage to provide the maximum bandwidth and
minimum noise for a given VPEAK setting. External low-pass
filters are generally not required.
The exposed pad on the underside of the AD8122 must be
soldered to a pad on the PCB surface that is thermally connected
to a solid plane (usually the ground plane) to achieve the specified
θJA. Use several thermal vias to make the connection between the
pad and the PCB planes.
The VOFFSET input is used to produce an offset at the AD8122
output. The output offset is equal to the voltage applied to the
Place high quality 0.1 μF power supply decoupling capacitors as
close as possible to all of the supply pins; use small surface-mount
ceramic capacitors. For bulk supply decoupling, tantalum capac-
itors are recommended.
V
OFFSET input, limited by the output swing limits.
USING THE COAX/UTP SELECTOR
UTP
Connect the COAX/
input to Logic 1 for coaxial cable or
INPUT COMMON-MODE RANGE
to Logic 0 for UTP cable (see Table 1 for the logic levels). This
input has an internal pull-down resistor and can, therefore, be
left floating in UTP applications.
Most applications that use the AD8122 as a receiver use a driver
powered from 5 V supplies. (Suggested drivers include the
AD8146, AD8147, AD8148, AD8133, and AD8134.) In such
applications, the common-mode voltage on the line is placed at
a nominal 0 V relative to the ground potential at the driver and
provides optimum immunity from any common-mode anoma-
lies picked up along the cable (including ground shifts between
the driver and receiver ends).
DRIVING HIGH IMPEDANCE CAPACITIVE LOADS
In many applications that use RGB over UTP cable, delay correc-
tion is required to remove the skew that exists among the three
pairs used to carry the RGB signals. The AD8120 is ideally suited
to perform this skew correction and can be placed immediately
following the AD8122 in the receiver signal chain. The AD8120
has a high input impedance and a fixed gain of 2. When using
the AD8120 with the AD8122, configure the AD8122 for a gain
of 1 by connecting each video output (OUTR, OUTG, and OUTB)
to its respective gain pin (GAINR, GAING, and GAINB).
The AD8122 input voltage range of 4 V typical is sufficient for
many of these applications. If a wider input range is required,
the AD8143 triple receiver (with an input common-mode range
of 10.5 V on 12 V supplies) can be placed in front of the
AD8122. Figure 31 shows this configuration for one channel.
In systems where the AD8122 must drive a high impedance
capacitive load, a small series resistor must be placed between
each of the three AD8122 video outputs and the load to buffer
the input capacitance of the device being driven. The resistor
value must be small enough to preserve the required bandwidth.
ONE AD8143 CHANNEL
ONE AD8122
INPUT
POWER SUPPLIES = ±12V
+5V
RECEIVED
SIGNAL
100Ω
2
1
49.9Ω
3
DRIVING 75 Ω CABLE WITH THE AD8122
HBAT-540C
When the RGB outputs must drive a 75 Ω line instead of a high
impedance load, an additional gain of 2 is required to make up
for the double termination loss (75 Ω source and load termina-
tions). Each output of the AD8122 (OUTR, OUTG, or OUTB) is
easily configured for a gain of 2 by grounding its respective gain
pin (GAINR, GAING, or GAINB).
–5V
Figure 31. Optional Use of the AD8143 in Front of the AD8122
for Wide Input Common-Mode Range
The Schottky diodes are required to protect the AD8122 from
any AD8143 outputs that exceed the AD8122 input limits. The
49.9 Ω resistor limits the fault current and produces a pole at
approximately 800 MHz with the effective diode capacitance of
3 pF and the AD8122 input capacitance of 1 pF. The pole lowers
the response by only 0.07 dB at 100 MHz and, therefore, has a
negligible effect on the signal.
Rev. 0 | Page 15 of 20
AD8122
Data Sheet
When using a single 5 V supply on the driver side, the common-
mode voltage at the driver output is typically 2.5 V (in the case
of the AD8142 driver, the common-mode voltage at the output
is fixed at 1.5 V). The largest received differential video signal is
approximately 700 mV p-p, which adds 175 mVPEAK to each single-
ended side of the differential signal and results in a worst-case
peak voltage of 2.675 V or 1.675 V on an AD8122 single-ended
input (assuming that there is no ground shift between the driver
and receiver). Because these levels are within the AD8122 input
voltage swing limits, such a system works well as long as the
difference in ground potential between the driver and receiver
does not cause the input voltage swing to exceed these limits.
These common-mode levels are below the upper input voltage
swing limit of 4 V and, therefore, leave a margin of 1 V or 2 V
for ground shifts between the driver and receiver. To increase
the common-mode range of the overall system, use one or both
of these techniques:
•
Power the driver from dual supplies (output common-mode
voltage = 0 V).
•
Place an AD8143 in front of the AD8122, as shown in
Figure 31.
These techniques can be combined or applied separately.
POWER-DOWN
When used, common-mode sync signals are generally applied
with a peak deviation of 500 mV during the blanking intervals
(video signal = 0 V), increasing the common-mode level from
2.5 V to 3.0 V (1.5 V to 2.0 V in the case of the AD8142 driver).
The power-down feature can be used to reduce power consump-
tion when a particular device is not in use. When asserted, the
PD
pin does not place the output in a high-Z state. The input
logic levels and supply current in power-down mode are listed
in Table 1.
Rev. 0 | Page 16 of 20
Data Sheet
AD8122
OUTLINE DIMENSIONS
6.10
6.00 SQ
5.90
0.30
0.25
0.18
PIN 1
INDICATOR
PIN 1
INDICATOR
31
30
40
1
0.50
BSC
4.85
4.70 SQ
4.55
EXPOSED
PAD
21
20
10
11
0.45
0.40
0.35
0.25 MIN
TOP VIEW
BOTTOM VIEW
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
0.80
0.75
0.70
0.05 MAX
0.02 NOM
SECTION OF THIS DATA SHEET.
COPLANARITY
0.08
0.20 REF
SEATING
PLANE
COMPLIANT TO JEDEC STANDARDS MO-220-WJJD-5.
Figure 32. 40-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
6 mm × 6 mm Body, Very Very Thin Quad
(CP-40-12)
Dimensions shown in millimeters
ORDERING GUIDE
Model1
Temperature Range
−40°C to +85°C
−40°C to +85°C
Package Description
Package Option
AD8122ACPZ
AD8122ACPZ-R7
AD8122-EVALZ
40-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
40-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
Evaluation Board
CP-40-12
CP-40-12
1 Z = RoHS Compliant Part.
Rev. 0 | Page 17 of 20
AD8122
NOTES
Data Sheet
Rev. 0 | Page 18 of 20
Data Sheet
NOTES
AD8122
Rev. 0 | Page 19 of 20
AD8122
NOTES
Data Sheet
©2012 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D10780-0-7/12(0)
Rev. 0 | Page 20 of 20
相关型号：
©2020 ICPDF网 联系我们和版权申明