ADL5320ARKZ-R7 [ADI]
400 MHz to 2700 MHz Pre-driver RF Amplifier; 400 MHz至2700 MHz的预驱动器射频放大器型号: | ADL5320ARKZ-R7 |
厂家: | ADI |
描述: | 400 MHz to 2700 MHz Pre-driver RF Amplifier |
文件: | 总10页 (文件大小:295K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
400 MHz to 2700 MHz
Pre-driver RF Amplifier
ADL5320
Preliminary Technical Data
FEATURES
FUNCTIONAL BLOCK DIAGRAM
Operation from 400 MHz to 2700 MHz
Gain of +13.7 dB Gain at 2140 MHz
OIP3 of+42.0 dBm at 2140 MHz
P1dB +25.6 dBm at 2140 MHz
Noise Figure of 4.2 dB at 2140 MHz
5V power supply
GND
(2)
ADL5320
104 mA Power Supply Current
Internal Active Biasing
Thermally Efficient SOT-89 Package
Bias
GENERAL DESCRIPTION
The ADL5320 is a broadband, linear pre-driver RF amplifier
that operates at frequencies from 400 MHz to 2700 MHz. The
device can be used in a wide variety of wired and wireless
applications, including ISM, WLL, PCS, GSM, CDMA and
WCDMA.
2
1
3
RFout
GND
RFin
The ADL5320 operates with 5V supply voltage with a supply
current of 104 mA.
Figure 1.
The ADL5320 is fabricated on a GaAs HBT process. The device is
packaged in a low-cost SOT-89 that uses an exposed paddle for
excellent thermal impedance. It operates from −40°C to +85°C.
A fully populated evaluation board is also available.
Rev. PrB
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2007 Analog Devices, Inc. All rights reserved.
ADL5320
Preliminary Technical Data
TABLE OF CONTENTS
Features .............................................................................................. 1
Pin Configuration and Function Descriptions..............................5
Typical Performance Characteristics ..............................................6
Evaluation Board ...............................................................................7
Outline Dimensions....................................................................... 10
Ordering Guide .......................................................................... 10
General Description......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings............................................................ 4
ESD Caution.................................................................................. 4
REVISION HISTORY
5/07—Rev. PrB: Preliminary Version
Rev. PrB | Page 2 of 10
Preliminary Technical Data
ADL5320
SPECIFICATIONS
VPOS = 5 V and TA = 25°C, unless otherwise noted.
Table 1.
Parameter
Conditions
Min
400
Typ
Max
2700
Unit
MHz
OVERALL FUNCTION
Frequency Range
Input Return Loss (S11)
Output Return Loss (S22)
Reverse Isolation (S12)
FREQUENCY = 880 MHz
Gain
−10
−10
−26
dB
dB
dB
17.9
0.4
dB
dB
vs. Frequency
ꢀ0 MHz
vs. Temperature
vs. Supply
Output 1 dB Compression Point
Output Third-Order Intercept
−40°C ≤ TA ≤ +8ꢀ°C
4.7ꢀ V to ꢀ.2ꢀ V
0.6
dB
dB
dBm
dBm
TBD
2ꢀ.8
47.8
∆f = 1 MHz , Output Power (POUT)= 10 dBm per tone
VPOS = ꢀ V
Noise Figure
3.8
dB
FREQUENCY = 2140 MHz
Gain
13.7
0.2
dB
dB
vs. Frequency
30 MHz
vs. Temperature
vs. Supply
Output 1 dB Compression Point
Output Third-Order Intercept
Noise Figure
−40°C ≤ TA ≤ +8ꢀ°C
4.7ꢀ V to ꢀ.2ꢀ V
0.9
dB
dB
dBm
dBm
dB
TBD
2ꢀ.6
42.0
4.2
∆f = 1 MHz , POUT = 10 dBm per tone
VPOS = ꢀ V
FREQUENCY = 23ꢀ0 MHz
Gain
12.6
0.2ꢀ
0.88
TBD
26.1
42.8
4.6
dB
dB
dB
dB
dBm
dBm
dB
vs. Frequency
vs. Temperature
vs. Supply
Output 1 dB Compression Point
Output Third-Order Intercept
Noise Figure
ꢀ0 MHz
−40°C ≤ TA ≤ +8ꢀ°C
4.7ꢀ V to ꢀ.2ꢀ V
∆f = 1 MHz , POUT = 10 dBm per tone
VPOS = ꢀ V
POWER INTERFACE
Supply Voltage
Pins RFOUT, Vcc
4.7ꢀ
ꢀ
ꢀ.2ꢀ
V
Supply Current
vs. Temp
Power Dissipation
104
109
ꢀ20
mA
mA
mW
−40°C ≤ TA ≤ +8ꢀ°C
VPOS = ꢀV
Rev. PrB | Page 3 of 10
ADL5320
Preliminary Technical Data
ABSOLUTE MAXIMUM RATINGS
Table Summary
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
Table 2.
Parameter
Rating
Supply Voltage, VPOS
Input Power (re: ꢀ0 Ω)
6 V
+20 dBm
Internal Power Dissipation (Paddle Soldered) 660 mW
θJC (Junction to Paddle)
TBD °C/W
Maximum Junction Temperature
Operating Temperature Range
Storage Temperature Range
TBD °C
−40°C to +8ꢀ°C
−6ꢀ°C to +1ꢀ0°C
ESD CAUTION
Rev. PrB | Page 4 of 10
Preliminary Technical Data
ADL5320
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
GND
(2)
ADL5320
2
1
3
RFOUT
GND
RFIN
Figure 2.
Table 3. Pin Function Descriptions
Pin No.
Mnemonic Description
1
2
3
RFIN
GND
RFOUT
RF Input. Requires a dc blocking capacitor
Ground: Connect to a low impedance ground plane
RF Output and Supply Voltage: DC bias is provided to this pin through an inductor that is tied to the external
power supply . RF path requires a DC blocking capacitor.
Exposed
Paddle
Exposed Paddle: Internally connected to GND. Solder to a low impedance ground plane.
Rev. PrB | Page ꢀ of 10
ADL5320
Preliminary Technical Data
TYPICAL PERFORMANCE CHARACTERISTICS
27
26
25
50
48
46
44
42
40
38
36
34
24
Gain 25 Deg
P1 dB 25 Deg
Gain -40 Deg
P1 dB -40 Deg
Gain 85 Deg
P1 dB 85 Deg
23
22
21
20
19
18
17
16
15
800 MHz
850 MHz
880 MHz
900 MHz
960 MHz
-4
-2
0
2
4
6
8
10
12
14
16
18
20
800
820
840
860
880
900
920
940
960
Pout (dBm)
Frequency (MHz)
Figure 3. Gain and P1dB vs. Frequency and Temperature 800MHz – 960 MHz
Pout = 10 dBm
Figure 6. OIP3 vs. Pout and Frequency 800 MHz – 960 MHz
45
44
43
42
41
40
39
38
37
36
35
34
28
26
24
22
Gain_5V_25
P1dB_5V_25
20
Gain_5V_-40
P1dB_5V_-40
2110 MHZ
2140 MHz
2170 MHz
18
Gain_5V_85
P1dB_5V_85
16
14
12
10
-4
-2
0
2
4
6
8
10
12
14
16
18
20
Pout (dBm)
2110
2120
2130
2140
2150
2160
2170
Frequency (MHz)
Figure 7. OIP3 vs. Pout and Frequency 2100 MHz – 2170 MHz
Figure 4. Gain and P1dB vs. Frequency and Temperature 2110MHz – 2170
MHz Pout = 10 dBm
45
44
43
42
41
40
39
38
37
36
35
34
28
26
24
2300 MHz
2350 MHz
2400 MHz
22
Gain_5V_25
P1dB_5V_25
20
Gain_5V_-40
P1dB_5V_-40
18
Gain_5V_85
P1dB_5V_85
16
14
12
-4
-2
0
2
4
6
8
10
12
14
16
18
20
Pout (dBm)
10
2300 2310 2320 2330 2340 2350 2360 2370 2380 2390 2400
Figure 8. OIP3 vs. Pout and Frequency 2300 MHz – 2400 MHz
Frequency (MHz)
Figure 5. Gain and P1dB vs. Frequency and Temperature 2300MHz – 2400 MHz
Pout = 10 dbm
Rev. PrB | Page 6 of 10
Preliminary Technical Data
EVALUATION BOARD
ADL5320
The basic connections for operating the ADL5320 are shown in
Figure 9. The inputs and outputs should be ac coupled with
appropriately sized capacitors. DC bias is provided to the
amplifier via an inductor connected to the RF output pin. A bias
voltage of 5 V is recommended.
Gnd Vsup
C6 10 uF
C5 10 nF
C4 100 pF
(2)
ADL5320
L1
47 nH
C2
47 pF
C1
47 pF
2
1
RFIN
3
RFOUT
1
2
4
3
C7
2.2 pF
C3
6.8 pF
Figure 9. Basic Connections default condition is for 800 MHz to 960 MHz
Table 4. Matching Component Spacing 800 MHz – 960 MHz
λ 11
λ 2
λ 3
λ 4
200 mils
7ꢀ mils
100 mils
3ꢀ0 mils
1 ꢀ0 ohm traces 2ꢀ mils wide, substrate used is FR4
Figure 10. Evaluation Board Layout showing component placement 800 MHz to 960 MHz operation
Rev. PrB | Page 7 of 10
ADL5320
Preliminary Technical Data
Table 5. Evaluation Board Configuration Options 800 MHz - 960 MHz
Component
Function
Default Value
0402 47 pF
C4 0603 100 pF
Cꢀ 0603 10 nF
C6 1206 10μF
C1, C2
C4, Cꢀ, C6
AC - coupling capacitors
Power supply bypassing capacitors
L1
C3, C7
DC bias inductor
Tuning capacitors
0603 47 nH
C3 0402 6.8 pF
C7 0402 2.2 pF
Vsup, Gnd
Power supply connections
Vsup red testloop
Gnd Black testloop
Figure 11. Evaluation Board Layout showing component placement 2110 MHz to 2170 MHz operation
Table 5. Matching Component Spacing 2110 MHz – 2170 MHz
λ 11
λ 2
λ 3
λ 4
300 mils
7ꢀ mils
17ꢀ mils
27ꢀmils
1 ꢀ0 ohm traces 2ꢀ mils wide, substrate used is FR4
Table 6. Evaluation Board Configuration Options 2110 MHz – 2170 MHz
Component
Function
Default Value
0402 22 pF
C4 0603 22 pF
Cꢀ 0603 10 nF
C6 1206 10μF
0603 47 nH
C3 0402 0.ꢀ pF
C7 0402 1.ꢀ pF
Vsup red testloop
Gnd Black testloop
C1, C2
C4, Cꢀ, C6
AC - coupling capacitors
Power supply bypassing capacitors
L1
C3, C7
DC bias inductor
Tuning capacitors
Vsup, Gnd
Power supply connections
Rev. PrB | Page 8 of 10
Preliminary Technical Data
ADL5320
Figure 12. Evaluation Board Layout showing component placement 2300 MHz to 2400 MHz operation
Table 7. Matching Component Spacing 2300 MHz – 2400 MHz
λ 11
λ 2
λ 3
λ 4
22ꢀ mils
7ꢀ mils
12ꢀ mils
12ꢀmils
1 ꢀ0 ohm traces 2ꢀ mils wide, substrate used is FR4
Table 8. Evaluation Board Configuration Options 2300 MHz to 2400 MHz
Component
Function
Default Value
C1, C2
AC - coupling capacitors
C1 0402 12 pF
C2 0402 2.2 pF
C4, Cꢀ, C6
Power supply bypassing capacitors
C4 0603 12 pF
Cꢀ 0603 10 nF
C6 1206 10μF
0603 1ꢀ nH
C3 0402 1.2 pF
C7 0402 1.0 pF
L1
C3, C7
DC bias inductor
Tuning capacitors
Vsup, Gnd
Power supply connections
Vsup red testloop
Gnd Black testloop
Figure 13. Evaluation Board Layout (BOTTOM)
Rev. PrB | Page 9 of 10
ADL5320
Preliminary Technical Data
OUTLINE DIMENSIONS
*
1.55 REF
(2)
2
4.25
3.94
2.60
2.30
1
3
1.20
1.50 TYP
0.90
3.00 TYP
4.60
4.40
1.60
1.40
0.44
0.35
END VIEW
*
0.58
0.40
*
0.52
0.32
*
COMPLIANT TO JEDEC STANDARDS TO-243 WITH
EXCEPTION TO DIMENSIONS INDICATED BY AN ASTERISK.
Figure 14. 3-Lead Small Outline Transistor Package [SOT-89]
(RK-3)
Dimensions shown in millimeters
ORDERING GUIDE
Model
Temperature Range Package Description
Package Option Branding Ordering Quantity
ADL5320ARKZ-R71 −40°C to +85°C
ADL5320ARKZ-WP1 −40°C to +85°C
ADL5230-EVALZ
3 Lead SOT89 Tape and Reel RK-3
TBD
TBD
TBD
TBD
3 Lead SOT89 Waꢀe Pack
Evaluation Board
RK-3
1 Z = RoHS Compliant Part.
©2007 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
PR05840-0-5/07(PrB)
Rev. PrB | Page 10 of 10
相关型号:
©2020 ICPDF网 联系我们和版权申明