ADM8839 [ADI]

Charge Pump Regulator for Color TFT Panels; 电荷泵稳压器为彩色TFT面板
ADM8839
型号: ADM8839
厂家: ADI    ADI
描述:

Charge Pump Regulator for Color TFT Panels
电荷泵稳压器为彩色TFT面板

稳压器 泵
文件: 总8页 (文件大小:230K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Charge Pump Regulator  
for Color TFT Panels  
ADM8839  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
3 Voltages (+5 V, +15 V, –15 V) from  
a Single 3 V Supply  
C5, 2.2F  
Power Efficiency Optimized for Use  
with TFT in Mobile Phones  
Low Quiescent Current  
Low Shutdown Current (<5 A)  
Shutdown Function  
V
CC  
C1+  
ADM8839  
VOLTAGE  
DOUBLER  
C1, 2.2F  
C1–  
VOUT  
LDO_IN  
Option to Use External LDO  
OSCILLATOR  
LDO  
C6, 2.2F  
VOLTAGE  
REGULATOR  
APPLICATIONS  
Hand-held Instruments  
TFT LCD Panels  
CONTROL  
LOGIC  
+5VOUT  
+5VIN  
LDO_ON/OFF  
+5V  
C7, 2.2F  
Cellular Phones  
C2+  
DOUBLE  
C2, 0.22F  
VOLTAGE  
TRIPLER  
C2–  
C3+  
TRIPLE  
C3, 0.22F  
TIMING  
GENERATOR  
C3–  
+15VOUT  
C4+  
+15V  
C8, 0.22F  
VOLTAGE  
SHUTDOWN  
CONTROL  
INVERTER  
C4, 0.22F  
SHDN  
C4–  
DISCHARGE  
GND  
–15VOUT  
–15V  
C9, 0.22F  
GENERAL DESCRIPTION  
The ADM8839 has a power save shutdown feature. The 5 V  
output consumes the most power, so power efficiency is also  
maximized on this output with an oscillator enabling scheme  
(Green Idle™). This effectively senses the load current that is  
flowing and turns on the charge pump only when charge needs  
to be delivered to the 5 V pump doubler output.  
The ADM8839 is a charge pump regulator used for color thin film  
transistor (TFT) liquid crystal displays (LCDs). Using charge  
pump technology, the device can be used to generate three  
voltages (+5 V 2%, +15 V, –15 V) from a single 3 V supply.  
These voltages are then used to provide supplies for the LCD  
controller (5 V) and the gate drives for the transistors in the  
panel (+15 V and –15 V). Only a few external capacitors are  
needed for the charge pumps. An efficient low dropout (LDO)  
voltage regulator ensures that the power efficiency is high and  
provides a low ripple 5 V output. This LDO can be shut down  
and an external LDO can be used to regulate the 5 V doubler  
output and drive the input to the charge pump section that  
generates the +15 V and –15 V outputs, if required by the user.  
The ADM8839 is fabricated using CMOS technology for minimal  
power consumption. The part is packaged in a 20-lead LFCSP  
(lead frame chip scale package).  
REV. A  
Information furnished by Analog Devices is believed to be accurate and  
reliable. However, no responsibility is assumed by Analog Devices for its  
use, norforanyinfringementsofpatentsorotherrightsofthirdpartiesthat  
may result from its use. No license is granted by implication or otherwise  
under any patent or patent rights of Analog Devices. Trademarks and  
registered trademarks are the property of their respective companies.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781/329-4700  
Fax: 781/326-8703  
www.analog.com  
© 2003 Analog Devices, Inc. All rights reserved.  
(VCC = 3 V – 10%, 40%; TA = –40C to +85C; C1, C5, C6, C7 = 2.2 F; C2, C3,  
ADM8839–SPECIFICATIONS C4, C8, C9 = 0.22 F; unless otherwise noted.)  
Parameter  
Test Conditions  
Min  
Typ  
Max  
Unit  
INPUT VOLTAGE, VCC  
SUPPLY CURRENT, ICC  
2.7  
4.2  
V
Unloaded  
Shutdown Mode, TA = 25°C  
250  
500  
5
A  
A  
+5 V OUTPUT  
Output Voltage  
Output Current  
Output Ripple  
IL = 10 A to 8 mA  
4.9  
5.0  
5
10  
5
5.1  
8
V
mA  
mV p-p  
s  
8 mA Load  
IL Stepped from 10 A to 8 mA  
Transient Response  
+15 V OUTPUT  
Output Voltage  
Output Current  
Output Ripple  
IL = 1 A to 150 A  
IL = 100 A  
14.0  
15.0  
1
50  
16.0  
150  
V
A  
mV p-p  
–15 V OUTPUT  
Output Voltage  
Output Current  
Output Ripple  
IL = –1 A to –150 A  
IL = –100 A  
–16.0  
–150  
–15.0  
–1  
50  
–14.0  
V
A  
mV p-p  
POWER EFFICIENCY  
R5VOUT Load = 5 mA,  
Ϯ15 V Load = Ϯ150 A,  
VCC = 3.0 V  
82  
%
CHARGE PUMP FREQUENCY  
60  
100  
140  
kHz  
CONTROL PINS, SHDN  
Input Voltage, VSHDN  
SHDN Low = Shutdown Mode  
SHDN High = Normal Mode  
0.3 ϫ VCC  
V
V
0.7 ϫ VCC  
Digital Input Current  
Digital Input Capacitance*  
Ϯ1  
10  
A  
pF  
LDO_ON/OFF  
Input Voltage  
Low = External LDO  
High = Internal LDO  
0.3 ϫ VCC  
V
V
0.7 ϫ VCC  
Digital Input Current  
Digital Input Capacitance*  
Ϯ1  
10  
A  
pF  
*Guaranteed by design. Not 100% production tested.  
Specifications are target values and are subject to change without notice.  
(VCC = 3 V, TA = 25C; C1, C5, C6, C7 = 2.2 F; C2, C3, C4, C8, C9 = 0.22 F.)  
TIMING SPECIFICATIONS  
Parameter  
Test Conditions/Comments  
Min  
Typ  
Max  
Unit  
POWER-UP SEQUENCE  
+5 V Rise Time, tR5V  
10% to 90%, Figure 1  
10% to 90%, Figure 1  
90% to 10%, Figure 1  
250  
3
3
s  
ms  
ms  
+15 V Rise Time, tR15V  
–15 V Fall Time, tFM15V  
Delay between –15 V Fall  
and +15 V, tDELAY  
Figure 1  
600  
s  
POWER-DOWN SEQUENCE  
+5 V Fall Time, tF5V  
90% to 10%, Figure 1  
90% to 10%, Figure 1  
10% to 90%, Figure 1  
35  
10  
20  
ms  
ms  
ms  
+15 V Fall Time, tF15V  
–15 V Rise Time, tRM15V  
Specifications are subject to change without notice.  
–2–  
REV. A  
ADM8839  
ABSOLUTE MAXIMUM RATINGS*  
THERMAL CHARACTERISTICS  
(TA = 25°C, unless otherwise noted.)  
20-Lead LFCSP Package:  
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +6.0 V  
Input Voltage on Digital Inputs . . . . . . . . . . . –0.3 V to +6.0 V  
Output Short-Circuit Duration to GND . . . . . . . . . . . . .10 sec  
Output Voltage  
+5 V Output . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to 7.0 V  
–15 V Output . . . . . . . . . . . . . . . . . . . . . . . . –17 V to +0.3 V  
+15 V Output . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +17 V  
Operating Temperature Range . . . . . . . . . . . . –40°C to +85°C  
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .50 mW  
Storage Temperature Range . . . . . . . . . . . . . –65°C to +150°C  
ESD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class I  
JA = 31°C/W  
ORDERING GUIDE  
Temperature Range  
Model  
Package Option  
ADM8839ACP –40°C to +85°C  
CP-20  
*Stresses above those listed under Absolute Maximum Ratings may cause perma-  
nent damage to the device. This is a stress rating only; functional operation of the  
device at these or any other conditions above those indicated in the operational  
section of this specification is not implied. Exposure to absolute maximum rating  
conditions for extended periods may affect device reliability.  
CAUTION  
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily  
accumulate on the human body and test equipment and can discharge without detection. Although the  
ADM8839 features proprietary ESD protection circuitry, permanent damage may occur on devices  
subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended  
to avoid performance degradation or loss of functionality.  
REV. A  
–3–  
ADM8839  
PIN CONFIGURATION  
PIN 1  
15 C4  
14 C2ꢃ  
13 C2ꢂ  
12 C3ꢃ  
11 C3ꢂ  
V
1
CC  
INDICATOR  
VOUT 2  
LDO_IN 3  
5VOUT 4  
5VIN 5  
ADM8839  
TOP VIEW  
PIN FUNCTION DESCRIPTIONS  
Pin No.  
Mnemonic  
VCC  
Function  
1
2
Positive Supply Voltage Input. Connect this pin to the 3 V supply with a 2.2 µF decoupling capacitor.  
VOUT  
Voltage Doubler Output. This was derived by doubling the 3 V supply. A 2.2 µF capacitor to  
ground is required on this pin.  
3
4
LDO_IN  
+5VOUT  
Voltage Regulator Input. The user may bypass this circuit by using the LDO_ON/OFF pin.  
5 V Output. This was derived by doubling and regulating the 3 V supply. A 2.2 µF capacitor  
to ground is required on this pin to stabilize the regulator.  
5
6
+5VIN  
5 V Input. This is the input to the voltage tripler and inverter charge pump circuits.  
LDO_ON/OFF  
Control Logic Input. 3 V CMOS logic. A logic high selects the internal LDO for regulation of  
the 5 V voltage doubler output. A logic low isolates the internal LDO from the rest of the charge  
pump circuits. This allows the use of an external LDO to regulate the 5 V voltage doubler  
output. The output of this LDO is then fed back into the voltage tripler and inverter circuits of  
the ADM8839.  
7
SHDN  
Digital Input. 3 V CMOS logic. Active low shutdown control. This shuts down the timing  
generator and enables the discharge circuit to dissipate the charge on the voltage outputs, thus  
driving them to 0 V.  
8
VCC  
Connect this pin to VCC.  
9
GND  
Connect this pin to GND.  
10  
+15VOUT  
15 V Output. This was derived by tripling the 5 V regulated output. A 0.22 µF capacitor  
is required on this pin.  
11, 12  
13, 14  
15, 16  
17  
C3–, C3+  
C2–, C2+  
C4–, C4+  
–15VOUT  
External capacitor C3 is connected between these pins. A 0.22 µF capacitor is recommended.  
External capacitor C2 is connected between these pins. A 0.22 µF capacitor is recommended.  
External capacitor C4 is connected between these pins. A 0.22 µF capacitor is recommended.  
–15 V Output. This was derived by tripling and inverting the 5 V regulated output. A 0.22 µF  
capacitor is required on this pin.  
18  
GND  
Device Ground.  
19, 20  
C1–, C1+  
External capacitor C1 is connected between these pins. A 2.2 µF capacitor is recommended.  
–4–  
REV. A  
Typical Performance Characteristics–ADM8839  
5.10  
5.05  
5.00  
4.95  
4.90  
4.85  
4.80  
4.75  
4.70  
84  
DEVICE AT +25C  
DEVICE AT +85C  
83  
82  
81  
80  
79  
78  
77  
76  
75  
DEVICE AT –40C  
1
2
3
4
5
6
7
8
2.7  
2.9  
3.1  
3.3  
3.5  
3.7  
3.9  
4.1 4.2  
SUPPLY VOLTAGE – V  
LOAD CURRENT – mA  
TPC 1. LDO O/P Voltage Variation  
over Temperature and Supply  
TPC 4. LDO Power Efficiency vs. Load Current,  
CC = 3 V  
V
5.020  
5.015  
5.010  
5.005  
5.000  
4.995  
400  
350  
300  
250  
200  
150  
0
1
2
3
4
5
6
7
8
2.7  
2.9  
3.1  
3.3  
3.5  
3.7  
3.9  
4.1 4.2  
I
– mA  
SUPPLY VOLTAGE – V  
LOAD  
TPC 2. LDO O/P Voltage vs. Load Current  
TPC 5. Supply Current vs. Supply Voltage  
100  
90  
80  
70  
60  
50  
40  
30  
15.1  
15.0  
14.9  
14.8  
14.7  
14.6  
14.5  
14.4  
14.3  
14.2  
14.1  
+15V AT 25C  
–15V AT 25C  
10  
20  
30  
40  
50  
60  
70  
80  
90  
100  
0
50  
100  
A  
150  
200  
I
A  
I
LOAD  
LOAD  
TPC 3. +15 V/–15 V Power Efficiency vs. Load Current  
TPC 6. +15 V/–15 V Output Voltage vs. Load  
Current, Typical Configuration  
REV. A  
–5–  
ADM8839  
LOAD ENABLE  
+15V OUTPUT  
5V OUTPUT  
–15V OUTPUT  
5VOUT  
TPC 10. Output Transient Response for  
Maximum Load Current  
TPC 7. +15 V and –15 V Outputs at Power-Up  
V
RIPPLE (DOUBLER OUTPUT RIPPLE)  
OUT  
+15V OUTPUT  
LDO OUTPUT RIPPLE  
V
RIPPLE  
CC  
–15V OUTPUT  
5VOUT  
TPC 8. Output Ripple on LDO (5 V Output)  
TPC 11. +15 V and –15 V Outputs at Power-Down  
LOAD DISABLE  
5V OUTPUT  
TPC 9. 5 V Output Transient Response,  
Load Disconnected  
–6–  
REV. A  
ADM8839  
POWER SEQUENCING  
In order for the TFT panel to power up correctly, the gate drive  
supplies must be sequenced such that the –15 V supply is up  
before the +15 V supply. The ADM8839 controls this sequence.  
When the device is turned on (a logic high on SHDN), the  
ADM8839 allows the –15 V output to ramp immediately but  
holds off the +15 V output. It continues to do this until the  
negative output has reached –3 V. At this point, the positive  
output is enabled and allowed to ramp to +15 V. This sequence  
is highlighted in Figure 1.  
C5, 2.2F  
V
CC  
C1+  
ADM8839  
VOLTAGE  
DOUBLER  
C1, 2.2F  
C1–  
VOUT  
LDO_IN  
OSCILLATOR  
LDO  
VOLTAGE  
REGULATOR  
C6, 2.2F  
CONTROL  
LOGIC  
+5VOUT  
+5VIN  
LDO_ON/OFF  
+5V  
C7, 2.2F  
C2+  
DOUBLE  
V
CC  
C2, 0.22F  
VOLTAGE  
TRIPLER  
C2–  
C3+  
TRIPLE  
SHDN  
C3, 0.22F  
TIMING  
GENERATOR  
C3–  
+15VOUT  
+15V  
tR5V  
C8, 0.22F  
90%  
10%  
C4+  
tF5V  
VOLTAGE  
INVERTER  
+5V  
C4, 0.22F  
SHUTDOWN  
CONTROL  
SHDN  
C4–  
DISCHARGE  
GND  
tR15V  
–15VOUT  
–15V  
90%  
10%  
C9, 0.22F  
tF15V  
+15V  
–15V  
tDELAY  
Figure 2. Typical Configuration  
–3V  
90%  
10%  
15.1  
15.0  
14.9  
14.8  
14.7  
14.6  
14.5  
14.4  
14.3  
14.2  
tRM15V  
tFM15V  
Figure 1. Power Sequence  
+15V AT 25C  
TRANSIENT RESPONSE  
The ADM8839 features extremely fast transient response, mak-  
ing it very suitable for fast image updates on TFT LCD panels.  
This means that even under changing load conditions, there is  
still very effective regulation of the 5 V output. TPCs 9 and 10  
show how the 5 V output responds when a maximum load is  
dynamically connected and disconnected. Note that the output  
settles within 5 µs to less than 1% of the output level.  
–15V AT 25C  
14.1  
0
50  
100  
A  
150  
200  
I
BOOSTING THE CURRENT DRIVE OF THE 15 V SUPPLY  
The ADM8839 Ϯ15 V output can deliver 150 µA of current in  
the typical configuration, as shown in Figure 2. It is also pos-  
sible to draw 100 µA from the +15 V output and 200 µA from  
the –15 V output, or vice versa. It is possible to draw only a  
maximum of 300 µA combined from both the +15 V and the  
–15 V outputs at any time (see Figure 3). In this configuration,  
+5VOUT (Pin 4) is connected to +5VIN (Pin 5), as shown in  
the Functional Block Diagram.  
LOAD  
Figure 3. +15 V/–15 V Output Voltage vs. Load  
Current, Typical Configuration  
REV. A  
–7–  
ADM8839  
It is possible to configure the ADM8839 to supply up to 400 µA  
on the 15 V outputs by changing its configuration slightly, as  
shown in Figure 4.  
The configuration in Figure 4 can supply up to 400 µA of current  
on both the +15 V and the –15 V outputs. If the load on the  
15 V does not draw any current, the voltage on the 15 V out-  
puts can rise up to 16.5 V (see Figure 5). In this configuration,  
VOUT (Pin 2) is connected to +5VIN (Pin 5).  
C5, 2.2F  
V
CC  
17.0  
C1+  
ADM8839  
VOLTAGE  
DOUBLER  
C1, 2.2F  
C1–  
16.5  
+15V AT 25؇C  
CURRENT BOOST  
CONFIGURATION  
CONNECTION  
VOUT  
LDO_IN  
OSCILLATOR  
16.0  
LDO  
C6, 2.2F  
VOLTAGE  
REGULATOR  
–15V AT 25؇C  
CONTROL  
LOGIC  
+5VOUT  
+5VIN  
15.5  
+5V  
LDO_ON/OFF  
C7, 2.2F  
C2+  
15.0  
14.5  
14.0  
DOUBLE  
C2, 0.22F  
VOLTAGE  
TRIPLER  
C2–  
C3+  
TRIPLE  
C3, 0.22F  
TIMING  
GENERATOR  
C3–  
+15VOUT  
0
100  
200  
I
300  
A  
400  
500  
+15V  
C8, 0.22F  
LOAD  
C4+  
VOLTAGE  
INVERTER  
C4, 0.22F  
SHUTDOWN  
CONTROL  
Figure 5. +15 V/–15 V Output Voltage vs. Load  
Current, Current Boost Configuration  
C4–  
DISCHARGE  
GND  
SHDN  
–15VOUT  
–15V  
C9, 0.22F  
Figure 4. Current Boost Configuration  
OUTLINE DIMENSIONS  
20-Lead Leadframe Chip Scale Package [LFCSP]  
4 ϫ 4 mm Body  
(CP-20)  
Dimensions shown in millimeters  
0.60  
MAX  
4.0  
BSC SQ  
0.60  
MAX  
16  
15  
20  
1
5
PIN 1  
INDICATOR  
2.25  
2.10 SQ  
1.95  
TOP  
VIEW  
BOTTOM  
VIEW  
3.75  
BSC SQ  
11  
10  
0.75  
0.55  
0.35  
6
1.00 MAX  
0.65 NOM  
0.30  
0.23  
0.18  
12MAX  
1.00  
0.90  
0.80  
0.05  
0.02  
0.00  
SEATING  
PLANE  
COPLANARITY  
0.08  
0.50  
BSC  
0.20  
REF  
COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-1  
Revision History  
2/03 – Data Sheet Changed from Rev. 0 to Rev. A  
Changed SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  
Updated OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8  
–8–  

相关型号:

ADM8839ACP

Charge Pump Regulator for Color TFT Panels
ADI

ADM8839ACP

SWITCHED CAPACITOR REGULATOR, 140 kHz SWITCHING FREQ-MAX, QCC20, 4 X 4 MM, MO-220VGGD-1, LFCSP-20
ROCHESTER

ADM8839ACP-REEL

IC SWITCHED CAPACITOR REGULATOR, 140 kHz SWITCHING FREQ-MAX, QCC20, 4 X 4 MM, MO-220VGGD-1, LFCSP-20, Switching Regulator or Controller
ADI

ADM8839ACP-REEL7

Charge Pump Regulator for Color TFT Panel
ADI

ADM8839ACPZ

SWITCHED CAPACITOR REGULATOR, 140 kHz SWITCHING FREQ-MAX, QCC20, 4 X 4 MM, LEAD FREE, MO-220VGGD-1, LFCSP-20
ROCHESTER

ADM8839ACPZ-REEL

SWITCHED CAPACITOR REGULATOR, 140 kHz SWITCHING FREQ-MAX, QCC20, 4 X 4 MM, LEAD FREE, MO-220VGGD-1, LFCSP-20
ROCHESTER

ADM8839ACPZ-REEL7

Charge Pump Regulator for Color TFT Panel
ADI

ADM8840

Charge Pump Regulator & COM Driver for Color TFT Panel
ADI

ADM8840ACP

Charge Pump Regulator & COM Driver for Color TFT Panel
ADI

ADM8840ACP-REEL

IC SWITCHED CAPACITOR REGULATOR, CQCC32, 5 X 5 MM, LFCSP-32, Switching Regulator or Controller
ADI

ADM8840ACP-REEL7

SWITCHED CAPACITOR REGULATOR, CQCC32, 5 X 5 MM, LFCSP-32
ROCHESTER

ADM8843

4 White LED Backlight Driver
ADI