ADN2855-EVALZ [ADI]
Multirate 155 Mbps/622 Mbps/1244 Mbps/1250 Mbps Burst Mode Clock and Data Recovery IC with Deserializer;
| 型号： | ADN2855-EVALZ |
| 厂家： | 
ADI |
| 描述： | Multirate 155 Mbps/622 Mbps/1244 Mbps/1250 Mbps Burst Mode Clock and Data Recovery IC with Deserializer |
| 文件： | 总20页 (文件大小：369K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Multirate 155 Mbps/622 Mbps/1244 Mbps/1250 Mbps
Burst Mode Clock and Data Recovery IC with Deserializer
Data Sheet
ADN2855
FEATURES
GENERAL DESCRIPTION
Serial data input
The ADN2855 is a burst mode clock and data recovery IC
155.52 Mbps/622.08 Mbps/1244.16 Mbps/1250.00 Mbps
12-bit acquisition time
4-bit parallel LVDS output interface
Patented dual-loop clock recovery architecture
Integrated PRBS generator
Byte rate reference clock
Loss-of-lock indicator
Supports double data rate (DDR)-compatible FPGA
I2C interface to access optional features
Single-supply operation: 3.3 V
designed for GPON/BPON/GEPON optical line terminal (OLT)
receiver applications. The part can operate at 155.52 Mbps,
622.08 Mbps, 1244.16 Mbps, or 1250.00 Mbps data rates, selectable
via the I2C interface.
The ADN2855 frequency locks to the OLT reference clock and
aligns to the input data within 12 bits of the start of the preamble.
The device provides a full rate or an optional half rate output
clock for a double data rate (DDR) interface to an FPGA or
digital ASIC.
All specifications are quoted for −40°C to +85°C ambient tempera-
ture, unless otherwise noted. The ADN2855 is available in a
compact 5 mm × 5 mm, 32-lead chip scale package.
Power
670 mW typical in serial output mode
825 mW typical in deserializer mode
5 mm × 5 mm, 32-lead LFCSP
APPLICATIONS
Passive optical networks
GPON/BPON/GEPON OLT receivers
FUNCTIONAL BLOCK DIAGRAM
REFCLKP,
REFCLKN
DATAV
CF1
CF2 VCC
VEE
ADN2855
LOOP
FILTER
FREQUENCY/
LOCK
DETECT
RESET
PIN
NIN
PHASE
SHIFTER
PHASE
DETECT
LOOP
FILTER
CML INPUT
BUFFER
VCO
DATA
RE-TIMING
2
SDA
SCK
2
I C
DIVIDER
DESERIALIZER
SQUELCH
4 × 2
2
DATxP,
DATxN
CLKOUTP,
CLKOUTN
Figure 1.
Rev. B
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2009–2017 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADN2855
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
I2C Interface Timing and Internal Register Description..............9
Theory of Operation ...................................................................... 11
Functional Description.................................................................. 12
Frequency Acquisition............................................................... 12
Squelch Mode ............................................................................. 12
I2C Interface ................................................................................ 12
Reference Clock.......................................................................... 13
Output Modes............................................................................. 14
Disable Output Buffers.............................................................. 14
Applications Information.............................................................. 15
PCB Design Guidelines ............................................................. 15
Outline Dimensions....................................................................... 17
Ordering Guide .......................................................................... 17
Applications....................................................................................... 1
General Description......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Jitter Specifications....................................................................... 3
Output and Timing Specifications............................................. 4
Timing Characteristcs.................................................................. 5
Reset Timing Options.................................................................. 6
Absolute Maximum Ratings............................................................ 7
Thermal Resistance ...................................................................... 7
ESD Caution.................................................................................. 7
Pin Configuration and Function Descriptions............................. 8
REVISION HISTORY
4/2017—Rev. A to Rev. B
Changed CP-32-13 to CP-32-20.................................. Throughout
Changes to Soldering Guidelines for Chip Scale Package
Section........................................................................................................16
Updated Outline Dimensions....................................................... 17
Changes to Ordering Guide .......................................................... 17
2/2013—Rev. 0 to Rev. A
Change to Table 5 ............................................................................. 7
Updated Outline Dimensions....................................................... 17
Changes to Ordering Guide .......................................................... 17
1/2009—Revision 0: Initial Version
Rev. B | Page 2 of 20
Data Sheet
ADN2855
SPECIFICATIONS
TA = TMIN to TMAX, VCC = VMIN to VMAX, VEE = 0 V, CF = 0.47 µF, input data pattern: PRBS 223 − 1, unless otherwise noted.
Table 1.
Parameter
Conditions
Min
Typ
Max
Unit
INPUT BUFFER—DC CHARACTERISTICS
Input Voltage Range
Peak-to-Peak Differential Input
@ PIN or NIN, dc-coupled
PIN − NIN
VCC − 0.6
0.2
VCC − 0.1
1.2
V
V
ACQUISITION TIME (BDR Mode1)
Lock to Preamble Data
1250.00 Mbps
1244.16 Mbps
622.08 Mbps
155.52 Mbps
12
12
12
6
Bits
Bits
Bits
Bits
V
POWER SUPPLY VOLTAGE
POWER SUPPLY CURRENT
3.0
3.3
204
250
3.6
Serial output mode
Deserializer mode
mA
mA
°C
OPERATING TEMPERATURE RANGE
−40
+85
1 BDR mode = burst clock and data recovery mode, whereas CDR = continuous clock and data recovery mode.
JITTER SPECIFICATIONS
TA = TMIN to TMAX, VCC = VMIN to VMAX, VEE = 0 V, CF = 0.47 μF, input data pattern: PRBS 223 − 1, unless otherwise noted.
Table 2.
Parameter
Conditions
Min
Typ
Max
Unit
PHASE-LOCKED LOOP CHARACTERISTICS
Jitter Tolerance
1250.00 Mbps, 223 − 1 PRBS
50 kHz
500 kHz
10 MHz
1244.16 Mbps, 223 − 1 PRBS
3.0
1.0
0.5
UI p-p
UI p-p
UI p-p
50 kHz
500 kHz
10 MHz
622.08 Mbps, 223 − 1 PRBS
3.0
1.0
0.5
UI p-p
UI p-p
UI p-p
25 kHz
250 kHz
155.52 Mbps, 223 − 1 PRBS
2.5
1.0
UI p-p
UI p-p
6.5 kHz
65 kHz
3.5
1.0
UI p-p
UI p-p
Rev. B | Page 3 of 20
ADN2855
Data Sheet
OUTPUT AND TIMING SPECIFICATIONS
Table 3.
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
LVDS OUPUT CHARACTERISTICS
CLKOUTP/CLKOUTN, DATxP/DATxN
Differential Output Swing
Output High Voltage
Output Low Voltage
Output Offset Voltage
Output Impedance
VDIFF
VOH
VOL
260
320
400
mV
mV
mV
mV
Ω
See Figure 3
1475
925
1125
VOS
1200
100
1275
Differential
LVDS Outputs Timing
Rise Time
Fall Time
Setup Time
Hold Time
20% to 80%
80% to 20%
115
115
0.5
220
220
ps
ps
UI
UI
tS
tH
0.5 − 20%
0.5 − 20%
0.5
I2C INTERFACE DC CHARACTERISTICS (SCK, SDA)
LVCMOS
Input High Voltage
Input Low Voltage
Input Current
VIH
VIL
0.7 VCC
−10.0
V
V
µA
V
0.3 VCC
+10.0
0.4
VIN = 0.1 VCC or VIN = 0.9 VCC
IOL = 3.0 mA
Output Low Voltage
I2C INTERFACE TIMING
SCK Clock Frequency
SCK Pulse Width High
SCK Pulse Width Low
Start Condition Hold Time
Start Condition Setup Time
Data Setup Time
VOL
400
300
200
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
tHIGH
tLOW
600
1300
600
600
100
300
20 + 0.1 Cb1
600
1300
tHD;STA
tSU;STA
tSU;DAT
tHD;DAT
tR/tF
Data Hold Time
SCK and SDA Rise/Fall Time
Stop Condition Setup Time
Bus Free Time between a Stop and a Start
REFCLK CHARACTERISTICS
Input Voltage Range
tSU;STO
tBUF
At REFCLKP or REFCLKN
VIL
VIH
0
V
V
VCC
100
155.52
0
Minimum Differential Input Drive
Reference Frequency
Required Accuracy
mV p-p
MHz
ppm
10
LVTTL DC INPUT CHARACTERISTICS
(SQUELCH, SADDR[2:1], RESET)
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
VIH
VIL
IIH
2.0
V
V
µA
µA
0.8
5
VIN = 2.4 V
VIN = 0.4 V
IIL
−5
LVTTL DC OUTPUT CHARACTERISTICS (DATAV)
Output High Voltage
Output Low Voltage
VOH
VOL
IOH = −2.0 mA
IOL = 2.0 mA
2.4
V
V
0.4
1 Cb = total board capacitance of one bus line in picofarads (pF). If mixed with high speed class of I2C devices, faster fall times are allowed.
Rev. B | Page 4 of 20
Data Sheet
ADN2855
TIMING CHARACTERISTCS
CLKOUTP
tH
tS
DATxP/
DATxN
Figure 2. Output Timing
OUTP
V
V
SE
LVDS
OUTN
OUTP – OUTN
V
SE
V
DIFF
0V
Figure 3. Single-Ended vs. Differential Output Specifications
CLKOUTP
tS
tH
DAT0P/
DAT0N
Figure 4. Serial Output Mode (Full Rate Clock)
CLKOUTP
tS
tH
DAT0P/
DAT0N
Figure 5. Serial Output Mode (Half Rate Clock, DDR Mode)
CLKOUTP
tS
tH
DATxP/
DATxN
Figure 6. Nibble Output Mode (Full Rate Clock)
CLKOUTP
tS
tH
DATxP/
DATxN
Figure 7. Nibble Output Mode (Half Rate Clock, DDR Mode)
Rev. B | Page 5 of 20
ADN2855
Data Sheet
RESET TIMING OPTIONS
OPTION 1
RESET PULSE
(2 BYTES)
END OF
PACKET
GUARD TIME (4 BYTES)
OPTION 2
RESET PULSE
(2 BYTES)
0 BYTES TO 8 BYTES
END OF
PACKET
200µs BETWEEN BURSTS
THIS ASSUMES NO NOISE IS PRESENT
ON THE INPUTS TO THE ADN2855
OPTION 3
RESET PULSE
0 BYTES TO 8 BYTES
END OF
PACKET
200µs BETWEEN BURSTS
THIS ASSUMES NO NOISE IS PRESENT AT THE INPUTS TO THE ADN2855 BETWEEN BURSTS.
IF THIS IS THE CASE, THE RESET PULSE MUST BEASSERTED UNTIL THE TIME THAT THE
INPUT DATA TO THE ADN2855 BECOMES VALID, IDEALLY JUST PRIOR TO THE START OF THE
PREAMBLE. THERE IS NO REQUIREMENT THAT FOLLOWING THE DEASSERTION OF THE
RESET SIGNAL THE ADN2855 MUST SEE AT LEAST 13 BITS OF THE PREAMBLE.
Figure 8. Reset Timing Options
Rev. B | Page 6 of 20
Data Sheet
ADN2855
ABSOLUTE MAXIMUM RATINGS
TA = TMIN to TMAX, VCC = VMIN to VMAX, VEE = 0 V,
CF = 0.47 μF, unless otherwise noted.
THERMAL RESISTANCE
θJA is specified for 4-layer board with exposed paddle soldered
to VEE.
Table 4.
Parameter
Rating
Table 5. Thermal Resistance
Package Type
Supply Voltage (VCC)
4.2 V
θJA
θJC
Unit
Minimum Input Voltage (All Inputs)
Maximum Input Voltage (All Inputs)
Maximum Junction Temperature
Storage Temperature Range
VEE − 0.4 V
VCC + 0.4 V
125°C
32-Lead LFCSP (CP-32-20)
35.1
2.4
°C/W
−65°C to +150°C
ESD CAUTION
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
Rev. B | Page 7 of 20
ADN2855
Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
SADDR[2]
RESET
SADDR[1]
NIN
1
2
3
4
5
6
7
8
24 VCC
23
VEE
22 DAT1P
21 DAT1N
ADN2855
TOP VIEW
(Not to Scale)
20
19
PIN
VCC
VEE
SDA
DAT2P
DAT2N
18 DAT3P
17 DAT3N
NOTES
1. THERE IS AN EXPOSED PAD ON THE BOTTOM OF THE
PACKAGE THAT MUST BE CONNECTED TO VEE (GND).
Figure 9. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
SADDR[2]
RESET
SADDR[1]
NIN
Type1
DI
DI
DI
Description
1
2
3
4
Slave Address Bit 2.
RESET Pulse to be Asserted Prior to Incoming Burst. Active high.
Slave Address Bit 1.
AI
Differential Data Input. CML.
Differential Data Input. CML.
3.3 V Power.
5
6
PIN
VCC
AI
P
7
8
9
VEE
SDA
SCK
P
IO
DI
GND.
I2C Data I/O.
I2C Clock.
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33 (EPAD)
REFCLKP
REFCLKN
VCC
VEE
CF2
DI
DI
P
P
Differential REFCLK Input.
Differential REFCLK Input.
3.3 V Power.
GND.
AO
AO
DO
DO
DO
DO
DO
DO
DO
P
Frequency Loop Capacitor.
Frequency Loop Capacitor.
Output Data Valid. LVTTL active low.
Differential Deserialized Output MSB, LVDS.
Differential Deserialized Output MSB, LVDS.
Differential Deserialized Output Bit 2, LVDS.
Differential Deserialized Output Bit 2, LVDS.
Differential Deserialized Output Bit 1, LVDS.
Differential Deserialized Output Bit 1, LVDS.
GND.
CF1
DATAV
DAT3N
DAT3P
DAT2N
DAT2P
DAT1N
DAT1P
VEE
VCC
P
3.3 V Power.
DAT0N
DAT0P
VCC
CLKOUTP
CLKOUTN
SQUELCH
VEE
DO
DO
P
DO
DO
DI
P
P
P
Differential Deserialized Output LSB, LVDS
Differential Deserialized Output LSB, LVDS
3.3 V Power
Differential Recovered Clock Output, LVDS.
Differential Recovered Clock Output, LVDS.
Squelch Data and/or Clock Outputs. Active high.
GND
VCC
3.3 V Power.
Exposed Pad (EPAD)
There is an exposed pad on the bottom of the package that must be connected to VEE (GND).
1 P = power, AI = analog input, AO = analog output, DI = digital input, DO = digital output, IO = digital input/output.
Rev. B | Page 8 of 20
Data Sheet
ADN2855
I2C INTERFACE TIMING AND INTERNAL REGISTER DESCRIPTION
R/W
CTRL
SADDR[7:1]
PIN PIN
1
0
0
0
0
1
3
X
0 = W
1 = R
Figure 10. Slave Address Configuration
S
SLAVE ADDR, LSB = 0 (WR) A(S) SUB ADDR A(S) DATA A(S)
DATA A(S)
P
Figure 11. I2C Write Data Transfer
S
SLAVE ADDR, LSB = 0 (WR) A(S) SUB ADDR A(S)
S
SLAVE ADDR, LSB = 1 (RD) A(S) DATA A(M)
DATA A(M) P
S = START BIT
P = STOP BIT
A(M) = LACK OF ACKNOWLEDGE BY MASTER
A(S) = ACKNOWLEDGE BY SLAVE
A(M) = ACKNOWLEDGE BY MASTER
Figure 12. I2C Read Data Transfer
START BIT
STOP BIT
SLAVE ADDRESS
SUB ADDRESS
DATA
SDA
SCK
A6
A5
A7
A0
D7
D0
S
P
WR
ACK
ACK
ACK
SADDR[4:0]
SUB ADDR[6:1]
DATA[6:1]
Figure 13. I2C Data Transfer Timing
tF
tSU;DAT
tHD;STA
tBUF
tR
SDA
SCK
tSU;STO
tR
tF
tLOW
tHD;STA
tHIGH
tSU;STA
S
S
P
S
tHD;DAT
Figure 14. I2C Port Timing Diagram
Rev. B | Page 9 of 20
ADN2855
Data Sheet
Table 7. Internal Register Map1
Reg. Name R/W Address D7
D6
D5
D4
D3
D2
D1
D0
CTRLA
W
R
0x08
0x05
0x09
FREF range
Data rate/DIV_FREF ratio
Readback CTRLA
0
Lock to REFCLK
CTRLA_RD
CTRLB
W
0
0
0
0
Initiate
acquisition
0
0
0
0
0
CTRLB_RD
CTRLC
R
0x06
0x11
Readback CTRLB
W
Bus swap
Parallel
CLKOUT mode
RxCLK phase
adjust
0
0
Output boost
CTRLD
W
0x22
Output
mode
Disable
data buffer buffer
Disable clock
0
0
0
Serial CLKOUT
mode
1 All writeable registers default to 0x00.
Table 8. Control Register, CTRLA1
Table 10. Control Register, CTRLC
Bit No.
Description
Bit No.
[7:6]
[5]
Description
[7:6]
FREF range
Set to 0
00 = 10 MHz to 25 MHz
01 = 25 MHz to 50 MHz
10 = 50 MHz to 100 MHz
11 = 100 MHz to 200 MHz
Data rate/DIV_FREF ratio
0000 = 1
Bus swap
0 = DAT3 is earliest bit
1 = DAT0 is earliest bit
Parallel CLKOUT mode
0 = full rate parallel clock
1 = half rate parallel clock (DDR mode)
RxCLK phase adjust
[4]
[5:2]
0001 = 2
[3:2]
0010 = 4
00 = CLK edge in center of eye
…
n = 2n
01 = +2 UI vs. baseline (CLK edge aligned with
data transition)
10 = +0.5 UI vs. baseline
11 = −1.5 UI vs. baseline
Set to 0
…
1000 = 256
[1]
[0]
[1]
[0]
Set to 0
Output boost
0 = default
1 = boost output swing
Lock to RFCLK
0 = lock to input data
1 = lock to reference clock
1 Where DIV_FREF is the divided down reference referred to the 10 MHz to
20 MHz band (see the Reference Clock section).
Table 11. Control Register, CTRLD
Bit No.
Description
[7]
Output mode
Table 9. Control Register, CTRLB
0 = parallel output
1 = serial output
Bit No.
[7:6]
[5]
Description
Set to 0
[6]
[5]
Disable data buffer
0 = default
1 = disable data output buffer
Disable clock buffer
0 = default
Initiate acquisition; write a 1 followed by 0
to initiate a new acquisition
[4:0]
Set to 0
1 = disable clock output buffer
Set to 0
[4:1]
[0]
Serial CLKOUT mode
0 = half rate serial clock
1 = full rate serial clock
Rev. B | Page 10 of 20
Data Sheet
ADN2855
THEORY OF OPERATION
The ADN2855 is designed specifically for burst mode data
recovery in GPON/BPON/GEPON optical line terminal (OLT)
receivers.
burst within 12 UI of the 1010… pattern. The D/PLL also pulls
in any remaining frequency error that was not pulled in by the
FLL. The incoming data is retimed by the recovered clock and
output either serially or in a 4-bit parallel output nibble.
The ADN2855 requires a reference clock that is frequency locked
to the incoming data. The FLL (frequency-locked loop) of the
ADN2855 acquires frequency lock with respect to this reference
clock, pulling the VCO towards 0 ppm frequency error. It is
assumed that the upstream bursts to the OLT are clocked by the
recovered clock from the optical network terminal (ONT) CDR.
This guarantees frequency lock to the OLT system clock.
The ADN2855 requires a RESET signal between bursts to set
the device into a fast phase acquisition mode. The RESET signal
must be asserted within 8 UI of the end of the previous burst,
and it must be deasserted prior to the start of the maximum
transition density portion of the preamble, which is specifically
provided for the burst mode clock recovery device to acquire
the phase of the incoming burst. The RESET signal must be at
least 16 UI wide. See the Reset Timing Options section for more
details.
The ADN2855 has a preamble detector that looks for a maximum
transition density pattern (1010…) within the preamble. Once
this pattern is detected in the preamble, the on-chip delay/phase-
locked loop (D/PLL) quickly acquires phase lock to the incoming
Rev. B | Page 11 of 20
ADN2855
Data Sheet
FUNCTIONAL DESCRIPTION
FREQUENCY ACQUISITION
I2C INTERFACE
The ADN2855 operates in burst data recovery mode, which
requires the use of the OLT system reference clock as an acqui-
sition aid. The ADN2855 acquires frequency with respect to
this reference clock, which is frequency locked to the incoming
burst of data from the ONT.
The ADN2855 supports a 2-wire, I2C-compatible serial bus
driving multiple peripherals. Two inputs, serial data (SDA) and
serial clock (SCK), carry information between any devices con-
nected to the bus. Each slave device is recognized by a unique
address. The ADN2855 has four possible 7-bit slave addresses
for both read and write operations. The MSB of the 7-bit slave
address, SADDR[7] is factory programmed to 1. Bit 2 of the slave
address, SADDR[2], is set by Pin 1. Bit 1 of the slave address,
SADDR[1], is set by Pin 3. Slave Address Bits[6:3] are defaulted
to all 0s. The slave address consists of the seven MSBs of an 8-bit
word. The LSB of the word, SADDR[0], sets either a read or
write operation (see Figure 10). Logic 1 corresponds to a read
operation, and Logic 0 corresponds to a write operation.
The ADN2855 must be placed in lock to reference clock mode
by setting CTRLA[0] = 1. A frequency acquisition is then initiated
by writing a 1 to 0 transition into CTRLB[5]. This must be done
well before the ADN2855 is expected to lock to an incoming
burst, preferably right after power-up and once there is a valid
reference clock being supplied to the device. As long as the
reference clock to the ADN2855 is always present, this frequency
acquisition needs to take place only once. It does not need to be
repeated between bursts of data in its normal operating mode.
The initial frequency acquisition with respect to the reference
clock takes ~10 ms.
To control the device on the bus, use the following protocol.
First, the master initiates a data transfer by establishing a start
condition, defined by a high-to-low transition on SDA while SCK
remains high. This indicates that an address/data stream
follows. All peripherals respond to the start condition and shift
the next eight bits (the 7-bit address and the R/W bit). The bits
are transferred from MSB to LSB. The peripheral that recognizes
the transmitted address responds by pulling the data line low
during the ninth clock pulse. This is known as an acknowledge
bit. All other devices withdraw from the bus at this point and
maintain an idle condition. The idle condition is where the device
monitors the SDA and SCK lines waiting for the start condition
and correct transmitted address. The R/W bit determines the
direction of the data. Logic 0 on the LSB of the first byte means
that the master writes information to the peripheral. Logic 1 on
the LSB of the first byte means that the master reads information
from the peripheral.
To lock to burst data, a RESET signal must be asserted following
a previous burst (or at startup) according to the timing diagrams
shown in the Reset Timing Options section. The RESET signal
must be deasserted prior to the 1010… portion of the preamble.
The ADN2855 uses a preamble detector that identifies the 1010…
portion of the preamble and quickly acquires the phase of the
incoming burst within 12 UI.
The frequency loop requires a single external capacitor between
Pin 14, CF2, and Pin 15, CF1. A 0.47 µF 20%, X7R ceramic
chip capacitor with <10 nA leakage current is recommended.
Leakage current of the capacitor can be calculated by dividing
the maximum voltage across the 0.47 µF capacitor, ~3 V, by the
insulation resistance of the capacitor. The insulation resistance
of the 0.47 μF capacitor should be greater than 300 MΩ.
The ADN2855 acts as a standard slave device on the bus. The data
on the SDA pin is eight bits long supporting the 7-bit addresses
plus the R/W bit. The ADN2855 has six subaddresses to enable
the user-accessible internal registers (see Table 7 through Table
11). It, therefore, interprets the first byte as the device address
and the second byte as the starting subaddress. Autoincrement
mode is supported, allowing data to be read from or written to the
starting subaddress and each subsequent address without
manually addressing the subsequent subaddress. A data transfer
is always terminated by a stop condition. The user can also
access any unique subaddress register on a one-by-one basis
without updating all registers.
DATAV
Operation
The ADN2855 has a data valid indicator that asserts when the
ADN2855 acquires the phase of the maximum transition
density portion of the preamble. This takes 12 UI from the start
DATAV
of the 1010… pattern in the preamble. The
remains asserted until the RESET signal is asserted following
DATAV
output
the end of the current burst of data, at which point the
DATAV
output deasserts. The
LVTTL compatible.
output is active low and is
SQUELCH MODE
When the squelch input, Pin 30, is driven to a TTL high state,
both the clock and data outputs are set to the zero state to
suppress downstream processing. If the squelch function is not
required, Pin 30 should be tied to VEE.
Stop and start conditions can be detected at any stage of the data
transfer. If these conditions are asserted out of sequence with
normal read and write operations, they cause an immediate
jump to the idle condition. During a given SCK high period, the
user should issue one start condition, one stop condition, or a
single stop condition followed by a single start condition. If an
invalid subaddress is issued by the user, the ADN2855 does not
issue an acknowledge, and returns to the idle condition. If the
If it is desired that the DATxP/DATxN and CLKOUTP/
CLKOUN outputs be squelched while the output data is
DATAV
invalid, then the
pin can be hardwired directly to
the SQUELCH input.
Rev. B | Page 12 of 20
Data Sheet
ADN2855
user exceeds the highest subaddress while reading back in
autoincrement mode, then the highest subaddress register
contents continue to be output until the master device issues a
no-acknowledge. This indicates the end of a read. In a no-
acknowledge condition, the SDATA line is not pulled low on the
ninth pulse. See Figure 11 and Figure 12 for sample write and
read data transfers and Figure 13 for a more detailed timing
diagram.
Using the Reference Clock to Lock onto Data
In this mode, the ADN2855 locks onto a frequency derived
from the reference clock according to the following equation:
Data Rate/2CTRLA[5:2] = REFCLK/2CTRLA[7:6]
The user must know exactly what the data rate is and provide
a reference clock that is a function of this rate. The reference
clock can be anywhere between 10 MHz and 200 MHz. By
default, the ADN2855 expects a reference clock of between
10 MHz and 25 MHz. If it is between 25 MHz and 50 MHz,
50 MHz and 100 MHz, or 100 MHz and 200 MHz, the user
needs to configure the ADN2855 to use the correct reference
frequency range by setting two bits of the CTRLA register,
CTRLA[7:6].
REFERENCE CLOCK
A reference clock is required to perform burst mode clock and
data recovery with the ADN2855. The reference clock must be
frequency locked to the incoming burst data. It is assumed that
the incoming burst data from the ONT is timed by a clock recov-
ered from the downstream data from the OLT and, therefore,
is inherently frequency clocked to the OLT system clock. The
reference clock can be driven differentially or single-ended. See
Figure 15 and Figure 16 for sample configurations.
Table 12. CTRLA Settings
Bit No.
Description
CTRLA[7:6]
FREF range
00 = 10 MHz to 25 MHz
01 = 25 MHz to 50 MHz
10 = 50 MHz to 100 MHz
11 = 100 MHz to 200 MHz
Data rate/DIV_FREF ratio
0000 = 1
0001 = 2
…
n = 2n
The REFCLK input buffer accepts any differential signal with
a peak-to-peak differential amplitude of greater than 100 mV
(for example, LVPECL or LVDS) or a standard single-ended
low voltage TTL input, providing maximum system flexibility.
Phase noise and duty cycle of the reference clock are not critical.
CTRLA[5:2]
REFCLKP
10
BUFFER
11
REFCLKN
100kΩ
100kΩ
VCC/2
…
1000 = 256
The user can specify a fixed integer multiple of the reference clock
to lock onto using CTRLA[5:2], where CTRLA should be set to
the data rate/DIV_FREF ratio, where DIV_FREF represents the
divided-down reference referred to the 10 MHz to 25 MHz band.
For example, if the reference clock frequency is 38.88 MHz and
the input data rate is 622.08 Mbps, then CTRLA[7:6] should be
set to 01 to give a divided-down reference clock of 19.44 MHz.
CTRLA[5:2] should be set to 0101, that is, 5, because
Figure 15. Differential REFCLK Configuration
VCC
REFCLKP
CLK
10
OSC
BUFFER
OUT
REFCLKN
11
100kΩ
100kΩ
VCC/2
622.08 Mbps/19.44 MHz = 25
While the ADN2855 is operating in lock to reference clock mode,
if the user ever changes the reference frequency, the FREF range
(CTRLA[7:6]), or the data rate/DIV_FREF ratio (CTRLA[5:2]),
this must be followed by writing a 0 to 1 transition into the
CTRLB[5] bit to initiate a new frequency acquisition.
Figure 16. Single-Ended REFCLK Configuration
The ADN2855 must be operated in lock to reference clock
mode when in burst data recovery mode. Lock to reference
clock mode is enabled by writing a 1 to I2C Control Register
CTRLA, Bit 0. A frequency acquisition in this mode must be
initiated by writing a 1 to 0 transition to CTRLB[5].
Rev. B | Page 13 of 20
ADN2855
Data Sheet
When the ADN2855 is in serial output mode (deserializer off),
CTRLD[7] = 1, the default is for a half rate output clock where
the data switches on both falling and rising edges of the output
clock. Setting CTRLD[0] = 1 sets the serial clock output into full
rate mode so that the output data switches only on the rising edges
of the output clock.
OUTPUT MODES
Parallel or Serial Output Mode
The output of the ADN2855 can be configured in a 4-bit
parallel output nibble mode, or it can be configured in a
serial output mode. The default mode of operation is for
the Rx data to be deserialized and output in a 4-bit nibble,
present at DATxP/DATxN, where the earliest bit is present
on DAT3P/DAT3N. Setting Bit CTRLC[5] = 1 reverses the
order of the DATxP/DATxN bus such that the earliest bit is
present on DAT0P/DAT0N.
RxCLK Phase Adjust
The ADN2855 provides the option of adjusting the phase of the
output clock with respect to the parallel output data. In parallel
mode, the duration of each bit is 4 UI wide, due to the deserializa-
tion. There are three additional phase adjust options other than
the baseline (that is, CLK edge in the center of the data eye): +2 UI,
+0.5 UI, and −1.5 UI. The output clock phase adjustment feature
is accessed via CTRLC[3:2]. See Table 10 for details.
Setting bit CTRLD[7] = 1 puts the device into serial output
mode. In this mode, the Rx data is present on DAT0P/DAT0N.
Double Data Rate Mode
The default output mode for the ADN2855 is for a 4-bit deseria-
lized output with a full rate output clock, where the output
data switches on the rising edge of the output clock. When
the ADN2855 is programmed to be in parallel output mode
(CTRLD[7] = 0), setting CTRLC[4] = 1 puts the ADN2855
clock output through divide-by-two circuitry, allowing direct
interfacing to FPGAs that support data clocking on both rising
and falling edges.
DISABLE OUTPUT BUFFERS
The ADN2855 provides the option of disabling the output buffers
for power savings. The clock output buffers can be disabled by
setting CTRLD[5] = 1. For additional power savings (for example,
in a low power standby mode), the data output buffers can also
be disabled by setting CTRLD[6] = 1.
Rev. B | Page 14 of 20
Data Sheet
ADN2855
APPLICATIONS INFORMATION
should be placed between the IC power supply VCC and VEE,
as close as possible to the ADN2855 VCC pins.
PCB DESIGN GUIDELINES
Proper RF PCB design techniques must be used for optimal
performance.
If connections to the supply and ground are made through vias,
the use of multiple vias in parallel helps to reduce series inductance.
Refer to the schematic in Figure 17 for recommended connections.
Power Supply Connections and Ground Planes
Use of one low impedance ground plane is recommended. The
VEE pins should be soldered directly to the ground plane to
reduce series inductance. If the ground plane is an internal
plane and connections to the ground plane are made through
vias, multiple vias can be used in parallel to reduce the series
inductance. The exposed pad should be connected to the GND
plane using plugged vias so that solder does not leak through
the vias during reflow.
By using adjacent power supply and GND planes, excellent high
frequency decoupling can be realized by using close spacing
between the planes. This capacitance is given by
CPLANE
[
pf = 0.88εr A/d
]
where:
εr is the dielectric constant of the PCB material.
A is the area of the overlap of power and GND planes (cm2).
d is the separation between planes (mm).
For FR-4, εr = 4.4 mm and 0.25 mm spacing, CPLANE ≈ 15 pF/cm2.
Use of a 10 µF electrolytic capacitor between VCC and VEE is
recommended at the location where the 3.3 V supply enters the
PCB. When using 0.1 µF and 1 nF ceramic chip capacitors, they
VCC
0.1µF
VCC
OLT SYSTEM
CLOCK
0.47µF
0.1µF
VCC
1nF
REFCLKP,
REFCLKN
CF1
CF2
VEE VCC
0.1µF
FREQ,
LOCK
DET
LOOP
FILTER
V
PD
RESET
PIN
NIN
LAOUTP PIN
LAOUTN NIN
PHASE
SHIFTER
CML INPUT
BUFFER
LOOP
FILTER
PHASE
DET
VCO
ADN2855
DATA
RETIMING
2
2
DESERIALIZER
DIVIDER
I C
4 × 2
2
2
SQUELCH
DATxP,
DATxN
CLKOUTP,
CLKOUTPN
OLT MAC
Figure 17. Typical Application Circuit
Rev. B | Page 15 of 20
ADN2855
Data Sheet
Transmission Lines
Soldering Guidelines for Chip Scale Package
Use of 50 Ω transmission lines is required for all high frequency
input and output signals to minimize reflections: PIN, NIN,
CLKOUTP, CLKOUTN, DATxP, DATxN (also REFCLKP and
REFCLKN if a high frequency reference clock is used, such as
155.52 MHz). It is also necessary for the PIN/NIN input traces
to be matched in length, and the CLKOUTP/CLKOUTN and
DATxP/DATxN output traces to be matched in length to avoid
skew between the differential traces. All high speed LVDS outputs,
CLKOUTP/CLKOUTN and DATxP/DATxN, require a 100 Ω
differential termination at the differential input to the device
being driven by the ADN2855 outputs.
The lands on the 32-lead LFCSP are rectangular. The PCB pad
for these should be 0.1 mm longer than the package land length
and 0.05 mm wider than the package land width. The land
should be centered on the pad to ensure that the solder joint
size is maximized. The bottom of the chip scale package has a
central exposed pad. The pad on the PCB should be at least as
large as this exposed pad. The user must connect the exposed
pad to VEE (GND) using plugged vias so that solder does not
leak through the vias during reflow. This ensures a solid
connection from the exposed pad to VEE.
The high speed inputs, PIN and NIN, are internally terminated
with 50 Ω to an internal reference voltage.
As with any high speed mixed-signal design, take care to keep
all high speed digital traces away from sensitive analog nodes.
Rev. B | Page 16 of 20
Data Sheet
ADN2855
OUTLINE DIMENSIONS
DETAIL A
(JEDEC 95)
5.10
5.00 SQ
4.90
0.30
0.25
0.18
PIN 1
INDICATOR
PIN 1
32
25
S
INDIC ATOR AREA OPTION
(SEE DETAIL A)
24
1
0.50
BSC
3.40
EXPOSED
PAD
3.30 SQ
3.20
17
8
9
16
0.45
0.25 MIN
BOTTOM VIEW
TOP VIEW
END VIEW
0.40
0.35
3.50 REF
0.80
0.75
0.70
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
0.05 MAX
0.02 NOM
COPLANARITY
0.08
SECTION OF THIS DATA SHEET.
SEATING
PLANE
0.20 REF
COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-5
Figure 18. 32-Lead Lead Frame Chip Scale Package [LFCSP]
5 mm × 5 mm Body and 0.75 mm Package Height
(CP-32-20)
Dimensions shown in millimeters
ORDERING GUIDE
Model1
ADN2855ACPZ
ADN2855ACPZ-R7
ADN2855-EVALZ
Temperature Range
−40°C to +85°C
−40°C to +85°C
Package Description
Package Option
32-Lead Lead Frame Chip Scale Package [LFCSP]
32-Lead Lead Frame Chip Scale Package [LFCSP]
Evaluation Board
CP-32-20
CP-32-20
1 Z = RoHS Compliant Part.
Rev. B | Page 17 of 20
ADN2855
NOTES
Data Sheet
Rev. B | Page 18 of 20
Data Sheet
NOTES
ADN2855
Rev. B | Page 19 of 20
ADN2855
NOTES
Data Sheet
©2009–2017 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D06660-0-4/17(B)
Rev. B | Page 20 of 20
相关型号：
ADN2855ACPZ
Multirate 155 Mbps/622 Mbps/1244 Mbps/1250 Mbps Burst Mode Clock and Data Recovery IC with Deserializerer
ADI
ADN2855ACPZ-R7
Multirate 155 Mbps/622 Mbps/1244 Mbps/1250 Mbps Burst Mode Clock and Data Recovery IC with Deserializerer
ADI
ADN2860ACPZ250
IC TRIPLE 250K DIGITAL POTENTIOMETER, INCREMENT/DECREMENT CONTROL INTERFACE, 512 POSITIONS, QCC24, 4 X 4 MM, MO-220-VGGD-2, LFCSP-24, Digital Potentiometer
ADI
ADN2865ACP-RL
Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery IC w/Loop Timed SERDES
ADI
ADN2865ACP-RL7
Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery IC w/Loop Timed SERDES
ADI
©2020 ICPDF网 联系我们和版权申明