UDQ2916LB-T [ALLEGRO]
DUAL FULL-BRIDGE PWM MOTOR DRIVER; 双路全桥式PWM电动机驱动器
| 型号： | UDQ2916LB-T |
| 厂家： | 
ALLEGRO MICROSYSTEMS |
| 描述： | DUAL FULL-BRIDGE PWM MOTOR DRIVER |
| 文件： | 总8页 (文件大小：855K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
2916
DUAL FULL-BRIDGE
PWM MOTOR DRIVER
The UDN2916B, UDN2916EB, and UDN2916LB motor drivers are
designed to drive both windings of a bipolar stepper motor or
bidirectionally control two dc motors. Both bridges are capable of
sustaining 45 V and include internal pulse-width modulation (PWM)
control of the output current to 750 mA. The outputs have been opti-
mized for a low output saturation voltage drop (less than 1.8 V
total source plus sink at 500 mA).
UDN2916B (DIP)
V
BB
LOAD
S UP P LY
1
2
3
24
23
22
21
OUT
OUT
1A
2A
E
1
1
S E NS E
E
1
2
2
2
For PWM current control, the maximum output current is deter-
mined by the user’s selection of a reference voltage and sensing
resistor. Two logic-level inputs select output current limits of 0, 33,
67, or 100% of the maximum level. A PHASE input to each bridge
determines load current direction.
S E NS E
OUT
4
5
6
OUT
1B
20
I
01
2B
G R OUND
G R OUND
19
18
G R OUND
7
8
G R OUND
The bridges include both ground clamp and flyback diodes for
protection against inductive transients. Internally generated delays
prevent cross-over currents when switching current direction. Special
power-up sequencing is not required. Thermal protection circuitry
disables the outputs if the chip temperature exceeds safe operating
limits.
I
17
16
15
14
13
I
11
02
9
θ
P HAS E
1
I
1
12
V
10
P HAS E
2
θ
R E F
1
2
R C
11
12
The UDN2916B is supplied in a 24-pin dual in-line plastic batwing
package with a copper lead-frame and heat sinkable tabs for improved
power dissipation capabilities. The UDN2916EB is supplied in a 44-lead
power PLCC for surface mount applications. The UDN2916LB is
supplied in a 24-lead surface-mountable SOIC. Their batwing construc-
tion provides for maximum package power dissipation in the smallest
possible construction. The UDN2916B/EB/LB are available for opera-
tion from -40°C to +85°C. To order, change the prefix from 'UDN' to
'UDQ'. These devices are also available on special order for operation
to +105°C. The LB package is available in a lead-free version (100%
matte tin leadframe).
V
1
R E F
R C
2
2
LOG IC
S UP P LY
V
C C
Dwg. P P -005
ABSOLUTE MAXIMUM RATINGS
at TJ ≤ 150°C
Motor Supply Voltage, VBB .................... 45 V
Output Current, IOUT
(Peak) ........................................ +1.0 A
(Continuous) .......................... +750 mA
Logic Supply Voltage, VCC ................... 7.0 V
Logic Input Voltage Range,
FEATURES
■
■
■
■
■
■
■
750 mA Continuous Output Current
45 V Output Sustaining Voltage
Internal Clamp Diodes
V
IN ......................... -0.3 V to VCC+0.3 V
Internal PWM Current Control
Low Output Saturation Voltage
Internal Thermal Shutdown Circuitry
Similar to Dual PBL3717, UC3770
Output Emitter Voltage, VE .................. 1.5 V
Package Power Dissipation,
PD ........................................................ See Graph
Operating Temperature Range,
TA ................................. -20°C to +85°C
Storage Temperature Range,
Always order by complete part number:
Part Number
UDN2916B
UDN2916EB
UDN2916LB
Package
24-Pin DIP
44-Lead PLCC
24-Lead SOIC
TS ............................... -55°C to +150°C
Output current rating may be limited by duty
cycle, ambient temperature, and heat sinking.
Under any set of conditions, do not exceed the
specified peak current rating or a junction
temperature of +150°C.
UDN2916LB-T 24-Lead SOIC, Lead-free
2916
DUAL FULL-BRIDGE
MOTOR DRIVER
UDN2916EB (PLCC)
5
4
3
R
= 6.0°C/W
θJT
V
CC
θ1
GND
GND
7
8
39
38
37
36
SUFFIX 'EB', R
= 30°C/W
θJA
PWM 1
SUFFIX 'B', R
= 40°C/W
θJA
9
1
10
11
12
13
14
15
16
17
35
34
33
32
31
30
2
1
0
2
PWM 2
SUFFIX 'LB', R
50
= 77°C/W
θJA
GND
29 GND
θ2
NC
NC
25
75
100
125
150
°
TEMPERATURE IN C
Dwg. GP-035B
Dwg. PP-006A
UDN2916LB (SOIC)
PWM CURRENT-CONTROL CIRCUITRY
V
'B' PACKAGE,
BB
CHANNEL 1
PIN NUMBERS
SHOWN.
24
1
2
24
23
22
21
I
LOAD SUPPLY
02
12
OUT
B
21
OUT
2B
I
1
SENSE
2
PHASE
V
3
4
OUT
θ
2
2
A
2
V
15
REF
E
2
REF 2
23
E
20 kΩ
5
6
7
8
20
19
18
RC
2
OUT
2A
÷10
–
+
ONE
SHOT
SOURCE
DISABLE
SENSE
22
GROUND
GROUND
GROUND
GROUND
40 kΩ
R
10 kΩ
C
14 RC
20
I
0
1
C
R
LOGIC SUPPLY
V
17
16
15
14
13
OUT
1A
C
CC
S
R
C
T
T
17
I
9
RC
1
E
1
1
SENSE
V
10
1
REF 1
Dwg. EP-007B
OUT
1B
11
12
PHASE
1
θ
TRUTH TABLE
1
I
I
01
PHASE
OUTA
OUTB
11
H
L
H
L
L
H
Dwg. PP-047
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
Copyright © 1994, 2003 Allegro MicroSystems, Inc.
2
2916
DUAL FULL-BRIDGE
MOTOR DRIVER
ELECTRICAL CHARACTERISTICS at TA = +25°C, TJ ≤ 150°C, VBB = 45 V, VCC = 4.75 V to 5.25 V,
VREF = 5.0 V (unless otherwise noted).
Limits
Characteristic
Symbol
Test Conditions
Min.
Typ.
Max.
Units
Output Drivers (OUTA or OUTB)
Motor Supply Range
VBB
ICEX
10
—
—
45
—
—
—
—
—
—
—
—
—
< 1.0
<–1.0
—
45
50
V
µA
µA
V
Output Leakage Current
VOUT = VBB
VOUT = 0
–50
—
Output Sustaining Voltage
Output Saturation Voltage
VCE(sus)
VCE(SAT)
IOUT = ±750 mA, L = 3.0 mH
Sink Driver, IOUT = +500 mA
Sink Driver, IOUT = +750 mA
Source Driver, IOUT = –500 mA
Source Driver, IOUT = –750 mA
VR = 45 V
0.4
0.6
1.2
1.2
1.5
50
V
1.0
V
1.0
V
1.3
V
Clamp Diode Leakage Current
Clamp Diode Forward Voltage
Driver Supply Current
IR
< 1.0
1.6
µA
V
VF
IF = 750 mA
2.0
25
IBB(ON)
IBB(OFF)
Both Bridges ON, No Load
Both Bridges OFF
20
mA
mA
5.0
10
Control Logic
Input Voltage
VIN(1)
VIN(0)
IIN(1)
All inputs
2.4
—
—
—
—
0.8
20
V
V
All inputs
Input Current
VIN = 2.4 V
—
<1.0
– 3.0
—
µA
µA
V
VIN = 0.8 V
—
–200
7.5
10.5
16.5
34.5
—
Reference Voltage Range
VREF
Operating
1.5
9.5
13.5
25.5
—
Current Limit Threshold
(at trip point)
VREF/VSENSE
I0 = I1 = 0.8 V
I0 = 2.4 V, I1 = 0.8 V
I0 = 0.8 V, I1 = 2.4 V
10
—
—
—
°C
mA
mA
µs
15
30
Thermal Shutdown Temperature
Total Logic Supply Current
TJ
170
40
ICC(ON)
ICC(OFF)
toff
I0 = I1 = 0.8 V, No Load
I0 = I1 = 2.4 V, No Load
RT = 56 kΩ, CT = 820 pF
—
50
—
10
12
Fixed Off-Time
—
46
—
www.allegromicro.com
3
2916
DUAL FULL-BRIDGE
MOTOR DRIVER
APPLICATIONS INFORMATION
PWM CURRENT CONTROL
PWM OUTPUT CURRENT WAVE FORM
The UDN2916B/EB/LB dual bridges are designed to
drive both windings of a bipolar stepper motor. Output
current is sensed and controlled independently in each
bridge by an external sense resistor (RS), internal com-
parator, and monostable multivibrator.
V
P HAS E
When the bridge is turned ON, current increases in
the motor winding and it is sensed by the external sense
resistor until the sense voltage (VSENSE) reaches the level
set at the comparator’s input:
+
I
0
–
OUT
ITRIP = VREF/10 RS
The comparator then triggers the monostable which
turns OFF the source driver of the bridge. The actual
load current peak will be slightly higher than the trip point
(especially for low-inductance loads) because of the
internal logic and switching delays. This delay (t ) is
typically 2 µs. After turn-off, the motor current dedcays,
circulating through the ground-clamp diode and sink
transistor. The source driver’s OFF time (and therefore
the magnitude of the current decrease) is determined by
the monostable’s external RC timing components, where
toff = RTCT within the range of 20 kΩ to 100 kΩ and
I
TR IP
t
t
off
d
Dwg. WM-003-1A
100 pF to 1000 pF.
LOAD CURRENT PATHS
The fixed-off time should be short enough to keep
the current chopping above the audible range (< 46 µs)
and long enough to properly regulate the current. Be-
cause only slow-decay current control is available, short
off times (< 10 µs) require additional efforts to ensure
proper current regulation. Factors that can negatively
affect the ability to properly regulate the current when
using short off times include: higher motor-supply volt-
age, light load, and longer than necessary blank time.
V
BB
When the source driver is re-enabled, the winding
current (the sense voltage) is again allowed to rise to the
comparator’s threshold. This cycle repeats itself, main-
taining the average motor winding current at the desired
level.
Loads with high distributed capaci-tances may
result in high turn-ON current peaks. This peak (appear-
ing across RS) will attempt to trip the comparator, result-
ing in erroneous current control or high-frequency
oscillations. An external RCCC time delay should be used
to further delay the action of the comparator. Depending
on load type, many applications will not require these
external components (SENSE connected to E).
BR IDG E ON
S OUR C E OFF
ALL OFF
R
S
Dwg. E P -006-1
115 Northeast Cutoff, Box 15036
4
Worcester, Massachusetts 01615-0036 (508) 853-5000
2916
DUAL FULL-BRIDGE
MOTOR DRIVER
LOGIC CONTROL OF OUTPUT CURRENT
Two logic level inputs (l0 and I1) allow digital selection of the motor
winding current at 100%, 67%, 33%, or 0% of the maximum level per
the table. The 0% output current condition turns OFF all drivers in the
bridge and can be used as an OUTPUT ENABLE function.
sequence. This is accomplished by digitally
selecting 100% drive current when only one
phase is ON and 67% drive current when two
phases are ON. Logic highs on both l0 and l1
turn OFF all drivers to allow rapid current
decay when switching phases. This helps to
ensure proper motor operation at high step
rates.
CURRENT-CONTROL TRUTH TABLE
l0
I1
Output Current
L
H
L
L
L
V
REF/10 RS = ITRIP
VREF/15 RS = 2/3 ITRIP
VREF/30 RS = 1/3 ITRIP
0
The logic control inputs can also be
used to select a reduced current level (and
reduced power dissipation) for ‘hold’ condi-
tions and/or increased current (and available
torque) for start-up conditions.
H
H
H
GENERAL
These logic level inputs greatly enhance the implementation of
µP-controlled drive formats.
The PHASE input to each bridge
determines the direction motor winding
current flows. An internally generated
deadtime (approximately 2 µs) prevents
crossover currents that can occur when
switching the PHASE input.
During half-step operations, the l0 and l allow the µP to control the
motor at a constant torque between all positi1ons in an eight-step
TYPICAL APPLICATION
All four drivers in the bridge output can
be turned OFF between steps (l = l1 ž 2.4 V)
resulting in a fast current decay 0through the
internal output clamp and flyback diodes. The
fast current decay is desirable in half-step and
high-speed applications. The PHASE, l0,and I1
inputs float high.
STEPPER
MOTOR
V
BB
V
BB
1
24
23
22
21
+
R
S
2
3
4
R
R
Varying the reference voltage (VREF)
C
S
1
provides continuous control of the peak load
current for micro-stepping applications.
R
C
C
C
2
C
C
Thermal protection circuitry turns OFF
all drivers when the junction temperature
reaches +170°C. It is only intended to protect
the device from failures due to excessive
junction temperature and should not imply
that output short circuits are permitted. The
output drivers are re-enabled when the
junction temperature cools to +145°C.
20
19
18
5
6
FROM
µP
7
8
17
16
FROM
µP
9
θ
1
V
The UDN2916B/EB/LB output drivers
are optimized for low output saturation
voltages—less than 1.8 V total (source plus
sink) at 500 mA. Under normal operating
conditions, when combined with the excellent
thermal properties of the batwing package
design, this allows continuous operation of
both bridges simultaneously at 500 mA.
15
14
13
10
θ
2
REF
V
11
12
REF
820 pF 56 kΩ
R
T
V
C
CC
T
820 pF
C
+5 V
56 kΩ
R
T
T
Dwg. EP-008B1
www.allegromicro.com
5
2916
DUAL FULL-BRIDGE
MOTOR DRIVER
UDN2916B
Dimensions in Inches
(controlling dimensions)
0.014
0.008
NOTE 1
24
13
0.430
MAX
0.280
0.240
0.300
BSC
1
6
7
12
0.100
BSC
0.070
0.045
0.005
MIN
1.280
1.230
0.210
MAX
0.015
MIN
0.150
0.115
0.022
0.014
Dwg. MA-001-25A in
Dimensions in Millimeters
(for reference only)
0.355
0.204
NOTE 1
24
13
10.92
MAX
7.11
6.10
7.62
BSC
1
6
7
12
2.54
BSC
1.77
1.15
0.13
MIN
32.51
31.24
5.33
MAX
0.39
MIN
3.81
2.93
0.558
0.356
Dwg. MA-001-25A mm
NOTES:1. Webbed lead frame. Leads 6, 7, 18, and 19 are internally one piece.
2. Lead thickness is measured at seating plane or below.
3. Lead spacing tolerance is non-cumulative.
4. Exact body and lead configuration at vendor’s option within limits shown.
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
6
2916
DUAL FULL-BRIDGE
MOTOR DRIVER
UDN2916EB
18
28
29
0.032
0.026
17
0.319
0.291
0.695
0.685
0.021
0.013
0.656
0.650
Dimensions in Inches
(controlling dimensions)
INDEX AREA
0.319
0.291
0.050
BSC
39
7
44
1
2
40
6
0.020
0.656
0.650
MIN
0.695
0.685
0.180
0.165
Dwg. MA-005-44A in
28
18
29
0.812
0.661
17
8.10
7.39
17.65
17.40
0.533
0.331
Dimensions in Millimeters
(for reference only)
16.662
16.510
INDEX AREA
8.10
7.39
1.27
BSC
39
7
44
1
2
40
6
16.662
16.510
0.51
MIN
4.57
4.20
17.65
17.40
Dwg. MA-005-44A mm
OTES: 1. MO-047AC except for terminal shoulder height. Intended to meet new JEDEC Standard when that is approved.
2. Webbed lead frame. Leads 7-17 and 29-39 are internally one piece.
3. Lead spacing tolerance is non-cumulative.
4. Exact body and lead configuration at vendor’s option within limits shown.
www.allegromicro.com
7
2916
DUAL FULL-BRIDGE
MOTOR DRIVER
UDN2916LB
24
13
0.0125
0.0091
0.419
0.394
0.2992
0.2914
Dimensions in Inches
(for reference only)
0.050
0.016
0.020
0.013
1
2
3
0.050
0.6141
0.5985
0° TO 8°
BSC
NOTE 1
NOTE 3
0.0926
0.1043
Dwg. MA-008-25A in
0.0040 MIN.
24
0.32
0.23
Dimensions in Millimeters
(controlling dimensions)
10.65
10.00
7.60
7.40
1.27
0.40
0.51
0.33
1
2
1.27
3
BSC
15.60
15.20
0° TO 8°
NOTE 1
NOTE 3
2.65
2.35
Dwg. MA-008-25A mm
0.10 MIN.
Allegro MicroSystems, Inc. reserves the right to make, from time to
time, such departures from the detail specifications as may be required
to permit improvements in the design of its products.
The information included herein is believed to be accurate and
reliable. However, Allegro MicroSystems, Inc. assumes no responsibil-
ity for its use; nor for any infringements of patents or other rights of
third parties which may result from its use.
NOTES:1. Webbed lead frame. Leads indicated are internally
one piece.
2. Lead spacing tolerance is non-cumulative.
3. Exact body and lead configuration at vendor’s option
within limits shown.
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
8
相关型号：
UDQ2981A
Buffer/Inverter Based Peripheral Driver, 8 Driver, 0.35A, BIPolar, PDIP18, PLASTIC, DIP-18
ALLEGRO
©2020 ICPDF网 联系我们和版权申明