AS4C32M8SA-6TIN [ALSC]
32M x 8 bit Synchronous DRAM (SDRAM);
| 型号： | AS4C32M8SA-6TIN |
| 厂家： | 
ALLIANCE SEMICONDUCTOR CORPORATION |
| 描述： | 32M x 8 bit Synchronous DRAM (SDRAM) 动态存储器 |
| 文件： | 总55页 (文件大小：1264K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Revision History
256M AS4C32M8SA 54-pin TSOPII PACKAGE
Revision Details
Date
Rev 1.0
Preliminary datasheet
Jun. 2017
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211
Alliance Memory Inc. reserves the right to change products or specification without notice
Confidential
- 1 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
32M x 8 bit Synchronous DRAM (SDRAM)
Advance (Rev. 1.0, Jun. /2017)
Features
Overview
The AS4C32M8SA SDRAM is a high-speed
CMOS synchronous DRAM containing 256 Mbits. It
is internally configured as 4 Banks of 8M word x 8
DRAM with a synchronous interface (all signals are
registered on the positive edge of the clock signal,
CLK). Read and write accesses to the SDRAM are
burst oriented; accesses start at a selected location
and continue for a programmed number of locations
in a programmed sequence. Accesses begin with
the registration of a Bank Activate command which is
then followed by a Read or Write command.
Fast access time from clock: 5/5.4 ns
Fast clock rate: 166/143 MHz
Fully synchronous operation
Internal pipelined architecture
8M word x 8-bit x 4-bank
Programmable Mode registers
- CAS Latency: 2 or 3
- Burst Length: 1, 2, 4, 8, or full page
- Burst Type: Sequential or Interleaved
- Burst stop function
Auto Refresh and Self Refresh
8192 refresh cycles/64ms
CKE power down mode
The AS4C32M8SA provides for programmable Read
or Write burst lengths of 1, 2, 4, 8, or full page, with a
burst termination option. An auto precharge function
may be enabled to provide a self-timed row precharge
that is initiated at the end of the burst sequence. The
refresh functions, either Auto or Self Refresh are easy
to use. By having a programmable mode register, the
system can choose the most suitable modes to
maximize its performance. These devices are well
suited for applications requiring high memory
bandwidth and particularly well suited to
Single +3.3V ±0.3V power supply
Operating Temperature:
Commercial: TA = 0~70°C
Industrial: TA = -40~85°C
Interface: LVTTL
54-pin 400 mil plastic TSOP II package
- Pb free and Halogen free
high performance PC applications.
Tableꢀ1.ꢀOrderingꢀInformationꢀ
Part Number
Orgꢀ
MaxClock (MHz)
143 MHz
Package
Temperatureꢀ
AS4C32M8SA-7TCN
Commercial 0°C to +70°C
32Mx8
32Mx8
54-pin TSOPII
54-pin TSOPII
AS4C32M8SA-6TIN
166 MHz
Industrial -40°C to +85°C
Table 2. Key Specifications
-6
6
Unit
ns
AS4C32M8SA
-7
7
tCK3 Clock Cycle time(min.)
tAC3 Access time from CLK (max.)
tRAS Row Active time(min.)
5
5.4
42
63
ns
42
60
ns
ns
tRC
Row Cycle time(min.)
Confidential
- 2 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 1. Pin Assignment (Top View)
VSS
DQ7
VSSQ
NC
1
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
VDD
DQ0
VDDQ
NC
2
3
4
DQ6
VDDQ
NC
5
DQ1
VSSQ
NC
6
7
DQ5
VSSQ
NC
8
DQ2
VDDQ
NC
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
DQ3
VSSQ
NC
DQ4
VDDQ
NC
VSS
VDD
NC
NC
DQM
CLK
CKE
A12
A11
A9
WE#
CAS#
RAS#
CS#
BA0
BA1
A10
A8
A7
A0
A6
A1
A2
A5
A4
A3
VSS
VDD
Confidential
- 3 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 2. Block Diagram
CLK
CLOCK
BUFFER
8M x 8
CELL ARRAY
(BANK #A)
Column Decoder
CKE
CS#
RAS#
CAS#
WE#
DQ0
Buffer
COMMAND
DECODER
CONTROL
SIGNAL
GENERATOR
DQ7
DQM
8M x 8
CELL ARRAY
(BANK #B)
COLUMN
COUNTER
A10/AP
Column Decoder
MODE
REGISTER
ADDRESS
BUFFER
A0
8M x 8
CELL ARRAY
(BANK #C)
A9
A11
A12
BA0
BA1
Column Decoder
REFRESH
COUNTER
8M x 8
CELL ARRAY
(BANK #D)
Column Decoder
Confidential
- 4 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Pin Descriptions
Table 3. Pin Details
Symbol
Type
Description
CLK
Input
Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on
the positive edge of CLK. CLK also increments the internal burst counter and
controls the output registers.
CKE
Input
Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If
CKE goes low synchronously with clock (set-up and hold time same as other
inputs), the internal clock is suspended from the next clock cycle and the state of
output and burst address is frozen as long as the CKE remains low. When all banks
are in the idle state, deactivating the clock controls the entry to the Power Down and
Self Refresh modes. CKE is synchronous except after the device enters Power
Down and Self Refresh modes, where CKE becomes asynchronous until exiting the
same mode. The input buffers, including CLK, are disabled during Power Down and
Self Refresh modes, providing low standby power.
BA0,BA1
Input
Bank Activate: BA0, BA1 input select the bank for operation.
BA1
0
BA0
0
Select Bank
BANK #A
BANK #B
BANK #C
BANK #D
0
1
1
0
1
1
A0-A12
Input
Address Inputs: A0-A12 are sampled during the BankActivate command (row
address A0-A12) and Read/Write command (column address A0-A9; with A10
defining Auto Precharge) to select one location out of the 8M available in the
respective bank. During a Precharge command, A10 is sampled to determine if all
banks are to be precharged (A10 = HIGH). The address inputs also provide the
op-code during a Mode Register Set command.
CS#
Input
Input
Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the
command decoder. All commands are masked when CS# is sampled HIGH. CS#
provides for external bank selection on systems with multiple banks. It is considered
part of the command code.
RAS#
Row Address Strobe: The RAS# signal defines the operation commands in
conjunction with the CAS# and WE# signals and is latched at the positive edges of
CLK. When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH"
either the BankActivate command or the Precharge command is selected by the
WE# signal. When the WE# is asserted "HIGH" the BankActivate command is
selected and the bank designated by BA is turned on to the active state. When the
WE# is asserted "LOW" the Precharge command is selected and the bank
designated by BA is switched to the idle state after the precharge operation.
CAS#
WE#
Input
Column Address Strobe: The CAS# signal defines the operation commands in
conjunction with the RAS# and WE# signals and is latched at the positive edges of
CLK. When RAS# is held "HIGH" and CS# is asserted "LOW" the column access is
started by asserting CAS# "LOW". Then, the Read or Write command is selected by
asserting WE# "LOW" or "HIGH".
Input
Input
Write Enable: The WE# signal defines the operation commands in conjunction with
the RAS# and CAS# signals and is latched at the positive edges of CLK. The WE#
input is used to select the BankActivate or Precharge command and Read or Write
command.
DQM
Data Input/Output Mask: Controls output buffers in read mode and masks Input
data in write mode.
Confidential
- 5 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
DQ0-DQ7
Input / Data I/O: The DQ0-7 input and output data are synchronized with the positive edges
Output of CLK. The I/Os are maskabled during Reads and Writes.
NC
VDDQ
VSSQ
VDD
-
No Connect: These pins should be left unconnected.
Suply
DQ Power: Provide isolated power to DQs for improved noise immunity. (+3.3V 0.3V)
Supply DQ Ground: Provide isolated ground to DQs for improved noise immunity. (0 V)
Supply
Supply Ground
Power Supply: (+3.3V 0.3V)
VSS
Confidential
- 6 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Operation Mode
Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 4
shows the truth table for the operation commands.
Table 4. Truth Table (Note (1), (2))
Command
BankActivate
State
Idle(3)
Any
CKEn-1 CKEn DQM BA0,1 A10 A0-9,11-12 CS# RAS# CAS# WE#
H
H
H
X
X
X
X
X
X
V
V
X
Row address
L
L
L
L
L
L
H
H
H
H
L
L
BankPrecharge
PrechargeAll
L
X
X
Any
H
L
Write
Active(3)
Active(3)
Active(3)
Active(3)
H
H
H
H
X
X
X
X
V
V
V
V
V
V
V
V
L
L
L
L
H
H
H
H
L
L
L
L
L
L
Column address
(A0 ~ A9)
Write and AutoPrecharge
Read
H
L
H
H
Column address
(A0 ~ A9)
Read and Autoprecharge
H
Mode Register Set
No-Operation
Burst Stop
Idle
Any
Active(4)
H
H
H
H
H
H
X
X
X
X
H
L
X
X
X
X
X
X
OP code
L
L
L
H
H
X
L
L
H
H
X
L
L
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
Device Deselect
AutoRefresh
Any
H
L
X
H
H
X
H
X
V
X
H
X
X
H
X
X
Idle
SelfRefresh Entry
Idle
L
L
L
H
L
X
H
X
V
X
H
X
X
H
X
X
X
H
X
V
X
H
X
X
H
X
X
Idle
(SelfRefresh)
SelfRefresh Exit
L
H
L
X
X
X
X
X
X
X
X
H
L
Clock Suspend Mode Entry Active
H
H
L
Power Down Mode Entry
Clock Suspend Mode Exit
Power Down Mode Exit
Any(5)
Active
H
L
L
L
H
H
X
X
X
X
X
X
X
X
X
X
X
X
X
H
L
Any
(PowerDown)
Data Write/Output Enable
Data Mask/Output Disable
Active
Active
H
H
X
X
L
X
X
X
X
X
X
X
X
H
Note: 1. V=Valid, X=Don't Care, L=Low level, H=High level
2. CKEn signal is input level when commands are provided.
CKEn-1 signal is input level one clock cycle before the commands are provided.
3. These are states of bank designated by BA signal.
4. Device state is 1, 2, 4, 8, and full page burst operation.
5. Power Down Mode can not enter in the burst operation.
When this command is asserted in the burst cycle, device state is clock suspend mode.
Confidential
- 7 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Commands
1
BankActivate
(RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A12 = Row Address)
The BankActivate command activates the idle bank designated by the BA0, 1 signals. By latching
the row address on A0 to A12 at the time of this command, the selected row access is initiated. The
read or write operation in the same bank can occur after a time delay of tRCD(min.) from the time of
bank activation. A subsequent BankActivate command to a different row in the same bank can only be
issued after the previous active row has been precharged (refer to the following figure). The minimum
time interval between successive BankActivate commands to the same bank is defined by tRC(min.).
The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce
chip area; therefore it restricts the back-to-back activation of the two banks. tRRD(min.) specifies the
minimum time required between activating different banks. After this command is used, the Write
command and the Block Write command perform the no mask write operation.
T0
T1
T2
T3
Tn+3 Tn+4
Tn+5
Tn+6
CLK
Bank A
Bank A
Bank B
Bank A
ADDRESS
Row Addr.
Col Addr.
Row Addr.
Row Addr.
RAS# - CAS# delay(tRCD
)
RAS# - RAS# delay time(tRRD)
Bank A
Activate
Bank B
Activate
Bank A
Activate
R/W A with
AutoPrecharge
NOP
NOP
NOP
NOP
COMMAND
RAS# - Cycle time(tRC
)
AutoPrecharge
Begin
Don’t Care
Figure 3. BankActivate Command Cycle
(Burst Length = n)
2
BankPrecharge command
(RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9, A11 and A12 = Don't care)
The BankPrecharge command precharges the bank disignated by BA signal. The precharged
bank is switched from the active state to the idle state. This command can be asserted anytime after
tRAS(min.) is satisfied from the BankActivate command in the desired bank. The maximum time any
bank can be active is specified by tRAS(max.). Therefore, the precharge function must be performed in
any active bank within tRAS(max.). At the end of precharge, the precharged bank is still in the idle state
and is ready to be activated again.
3
4
PrechargeAll command
(RAS# = "L", CAS# = "H", WE# = "L", BAs = Don’t care, A10 = "H", A0-A9, A11 and A12 = Don't care)
The PrechargeAll command precharges all banks simultaneously and can be issued even if all
banks are not in the active state. All banks are then switched to the idle state.
Read command
(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A9 = Column Address)
The Read command is used to read a burst of data on consecutive clock cycles from an active row
in an active bank. The bank must be active for at least tRCD(min.) before the Read command is issued.
During read bursts, the valid data-out element from the starting column address will be available
following the CAS latency after the issue of the Read command. Each subsequent data-out element
will be valid by the next positive clock edge (refer to the following figure). The DQs go into
high-impedance at the end of the burst unless other command is initiated. The burst length, burst
sequence, and CAS latency are determined by the mode register, which is already programmed. A
full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and
continue).
Confidential
- 8 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
READ A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
CAS# Latency=2
tCK2, DQ
DOUT A0
DOUT A1
DOUT A2
DOUT A1
DOUT A3
DOUT A2
CAS# Latency=3
tCK3, DQ
DOUT A0
DOUT A3
Figure 4. Burst Read Operation
(Burst Length = 4, CAS# Latency = 2, 3)
The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e.
DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be
interrupted by a subsequent Read or Write command to the same bank or the other active bank before
the end of the burst length. It may be interrupted by a BankPrecharge/ PrechargeAll command to the
same bank too. The interrupt coming from the Read command can occur on any clock cycle following a
previous Read command (refer to the following figure).
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
READ A
READ B
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
CAS# Latency=2
tCK2, DQ
DOUT A0
DOUT B0
DOUT A0
DOUT B1
DOUT B0
DOUT B2
DOUT B1
DOUT B3
DOUT B2
CAS# Latency=3
tCK3, DQ
DOUT B3
Figure 5. Read Interrupted by a Read
(Burst Length = 4, CAS# Latency = 2, 3)
The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a
Write command. The DQM must be asserted (HIGH) at least two clocks prior to the Write command to
suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with
high-impedance on the DQ pins must occur between the last read data and the Write command (refer
to the following three figures). If the data output of the burst read occurs at the second clock of the burst
write, the DQM must be asserted (HIGH) at least one clock prior to the Write command to avoid internal
bus contention.
T
T
0
T1
2
T
T
C
D
L
K
Q
M
B
A
a
c
N
N
N
N
R
WO
D
ON
D
N
ON
D
C
O
M
C
A
S
D
0
1
2
3
tC
,
K
2
Figure 6. Read to Write Interval
(Burst Length 4, CAS# Latency = 2)
Confidential
- 9 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
DQM
NOP
NOP
READ A
NOP
NOP
WRITE B
DIN B0
NOP
NOP
NOP
COMMAND
CAS# Latency=2
tCK2, DQ
DIN B1
DIN B2
DIN B3
Must be Hi-Z before
the Write Command
Don’t Care
Figure 7. Read to Write Interval
(Burst Length 4, CAS# Latency = 2)
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
DQM
NOP
READ A
NOP
NOP
NOP
NOP
WRITE B
DIN B0
NOP
NOP
COMMAND
CAS# Latency=3
tCK3, DQ
DOUT A0
DIN B1
DIN B2
Must be Hi-Z before
the Write Command
Don’t Care
≧
Figure 8. Read to Write Interval
(Burst Length
4, CAS# Latency = 3)
A read burst without the auto precharge function may be interrupted by a BankPrecharge/
PrechargeAll command to the same bank. The following figure shows the optimum time that Bank
Precharge/ PrechargeAll command is issued in different CAS latency.
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
Bank,
Col A
Bank
Row
Bank (s)
ADDRESS
tRP
READ A
NOP
NOP
NOP
Precharge
NOP
NOP
Activate
NOP
COMMAND
CAS# Latency=2
tCK2, DQ
DOUT A0
DOUT A1
DOUT A0
DOUT A2
DOUT A1
DOUT A3
DOUT A2
CAS# Latency=3
tCK3, DQ
DOUT A3
Figure 9. Read to Precharge
(CAS# Latency = 2, 3)
Confidential
- 10 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
5
Read and AutoPrecharge command
(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "H", A0-A9 = Column Address)
The Read and AutoPrecharge command automatically performs the precharge operation after the
read operation. Once this command is given, any subsequent command cannot occur within a time
delay of {tRP(min.) + burst length}. At full-page burst, only the read operation is performed in this
command and the auto precharge function is ignored.
6
Write command
(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "L", A0-A9 = Column Address)
The Write command is used to write a burst of data on consecutive clock cycles from an active row
in an active bank. The bank must be active for at least tRCD(min.) before the Write command is issued.
During write bursts, the first valid data-in element will be registered coincident with the Write command.
Subsequent data elements will be registered on each successive positive clock edge (refer to the
following figure). The DQs remain with high-impedance at the end of the burst unless another
command is initiated. The burst length and burst sequence are determined by the mode register, which
is already programmed. A full-page burst will continue until terminated (at the end of the page it will
wrap to column 0 and continue).
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
NOP
WRITE A
DIN A0
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
don’t care
DIN A1
DIN A2
DIN A3
DQ
The first data element and the write
are registered on the same clock edge
Figure 10. Burst Write Operation
(Burst Length = 4)
A write burst without the auto precharge function may be interrupted by a subsequent Write,
BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt
coming from Write command can occur on any clock cycle following the previous Write command (refer
to the following figure).
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
NOP
WRITE A
DIN A0
WRITE B
DIN B0
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
DIN B1
DIN B2
DIN B3
DQ
Figure 11. Write Interrupted by a Write
(Burst Length = 4)
The Read command that interrupts a write burst without auto precharge function should be issued
one cycle after the clock edge in which the last data-in element is registered. In order to avoid data
contention, input data must be removed from the DQs at least one clock cycle before the first read data
appears on the outputs (refer to the following figure). Once the Read command is registered, the data
inputs will be ignored and writes will not be executed.
Confidential
- 11 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
NOP
WRITE A
DIN A0
READ B
don’t care
don’t care
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
CAS# Latency=2
tCK2, DQ
DOUT B0
DOUT B1
DOUT B0
DOUT B2
DOUT B1
DOUT B3
DOUT B2
CAS# Latency=3
tCK3, DQ
don’t care
DIN A0
DOUT B3
Input data must be removed from the DQ at
least one clock cycle before the Read data
appears on the outputs to avoid data contention
Figure 12. Write Interrupted by a Read
(Burst Length = 4, CAS# Latency = 2, 3)
The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto
precharge function should be issued m cycles after the clock edge in which the last data-in element is
registered, where m equals tWR/tCK rounded up to the next whole number. In addition, the DQM signals
must be used to mask input data, starting with the clock edge following the last data-in element and
ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the
following figure).
T0
T1
T2
T3
T4
T5
T6
T7
CLK
DQM
tRP
WRITE
NOP
NOP
Precharge
Bank (s)
NOP
NOP
Activate
NOP
COMMAND
ADDRESS
DQ
Bank
Col n
ROW
tWR
DIN
n
DIN
N+1
Don’t Care
Note: The DQM can remain low in this example if the length of the write burst is 1 or 2.
Figure 13. Write to Precharge
7
Write and AutoPrecharge command
(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "H", A0-A9 = Column Address)
The Write and AutoPrecharge command performs the precharge operation automatically after the
write operation. Once this command is given, any subsequent command can not occur within a time
delay of {(burst length -1) + tWR + tRP(min.)}. At full-page burst, only the write operation is performed in
this command and the auto precharge function is ignored.
Confidential
- 12 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
CLK
Bank A
Activate
Bank A
Activate
WRITE A
Auto Precharge
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
tDAL
DIN A0
DIN A1
DQ
tDAL=tWR+tRP
Begin AutoPrecharge
Bank can be reactivated at
completion of tDAL
Figure 14. Burst Write with Auto-Precharge
(Burst Length = 2)
8
Mode Register Set command (RAS# = "L", CAS# = "L", WE# = "L", A0-A12 = Register Data)
The mode register stores the data for controlling the various operating modes of SDRAM. The
Mode Register Set command programs the values of CAS latency, Addressing Mode and Burst Length
in the Mode register to make SDRAM useful for a variety of different applications. The default values of
the Mode Register after power-up are undefined; therefore this command must be issued at the
power-up sequence. The state of pins A0~ A12 in the same cycle is the data written to the mode
register. Two clock cycles are required to complete the write in the mode register (refer to the following
figure). The contents of the mode register can be changed using the same command and the clock
cycle requirements during operation as long as all banks are in the idle state.
Table 5. Mode Register Bitmap
BA1 BA0 A12 A11 A10 A9
A8
A7
A6
A5
A4
A3
BT
A2
A1
A0
RFU*
0
RFU*
WBL Test Mode
CAS Latency
Burst Length
A9
0
1
Write Burst Length
Burst
A8 A7
Test Mode
Normal
Vendor Use Only
Vendor Use Only
A3
0
1
Burst Type
Sequential
Interleave
0
1
0
0
0
1
Single Bit
A6
0
0
0
0
A5
0
0
1
1
A4
0
1
0
1
CAS Latency
Reserved
Reserved
2 clocks
A2
0
0
0
0
A1
0
0
1
1
A0
0
1
0
1
Burst Length
1
2
4
8
3 clocks
1
0
0
Reserved
1
1
1
Full Page (Sequential)
All other Reserved
All other Reserved
*Note: RFU (Reserved for future use) should stay “0” during MRS cycle.
Confidential
- 13 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
CLK
CKE
CS#
tMRD
RAS#
CAS#
WE#
BA0,1
A10
Address Key
A0-A9,
A11-A12
DQM
DQ
tRP
Hi-Z
PrechargeAll
Mode Register
Set Command
Any
Command
Don’t Care
Figure 15. Mode Register Set Cycle
Burst Length Field (A2~A0)
This field specifies the data length of column access using the A2~A0 pins and selects the Burst
Length to be 2, 4, 8, or full page.
Table 6. Burst Length Field
A2
0
A1
0
A0
0
Burst Length
1
0
0
1
2
0
1
0
4
0
1
1
8
1
0
0
Reserved
Reserved
Reserved
Full Page
1
0
1
1
1
0
1
1
1
Full Page Length: 1024
Confidential
- 14 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Burst Type Field (A3)
The Addressing Mode can be one of two modes, Interleave Mode or Sequential Mode. Sequential
Mode supports burst length of 1, 2, 4, 8, or full page, but Interleave Mode only supports burst length
of 4 and 8.
Table 7. Addressing Mode Select Field
A3
0
Burst Type
Sequential
Interleave
1
Burst Definition, Addressing Sequence of Sequential and Interleave Mode
Table 8. Burst Definition
Start Address
Burst Length
2
Sequential
Interleave
A2
X
X
X
X
X
X
0
0
0
0
1
A1
X
X
0
0
1
1
0
0
1
A0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0, 1
1, 0
0, 1, 2, 3
1, 2, 3, 0
2, 3, 0, 1
0, 1
1, 0
0, 1, 2, 3
1, 0, 3, 2
2, 3, 0, 1
3, 2, 1, 0
4
3, 0, 1, 2
0, 1, 2, 3, 4, 5, 6, 7
1, 2, 3, 4, 5, 6, 7, 0
2, 3, 4, 5, 6, 7, 0, 1
3, 4, 5, 6, 7, 0, 1, 2
4, 5, 6, 7, 0, 1, 2, 3
5, 6, 7, 0, 1, 2, 3, 4
6, 7, 0, 1, 2, 3, 4, 5
7, 0, 1, 2, 3, 4, 5, 6
n, n+1, n+2, n+3, …1023,
0, 1, 2, … n-1, n, …
0, 1, 2, 3, 4, 5, 6, 7
1, 0, 3, 2, 5, 4, 7, 6
2, 3, 0, 1, 6, 7, 4, 5
3, 2, 1, 0, 7, 6, 5, 4
4, 5, 6, 7, 0, 1, 2, 3
5, 4, 7, 6, 1, 0, 3, 2
6, 7, 4, 5, 2, 3, 0, 1
7, 6, 5, 4, 3, 2, 1, 0
1
0
0
1
8
1
1
1
1
Full page location = 0-1023
Not Support
CAS Latency Field (A6~A4)
This field specifies the number of clock cycles from the assertion of the Read command to the first
read data. The minimum whole value of CAS Latency depends on the frequency of CLK. The
minimum whole value satisfying the following formula must be programmed into this field.
tCAC(min) CAS Latency X tCK
Table 9. CAS Latency
A6
0
A5
0
A4
0
CAS Latency
Reserved
Reserved
2 clocks
0
0
1
0
1
0
0
1
1
3 clocks
1
X
X
Reserved
Confidential
- 15 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Test Mode field (A8~A7)
These two bits are used to enter the test mode and must be programmed to "00" in normal operation.
Table 10. Test Mode
A8
0
A7
0
Test Mode
normal mode
0
1
Vendor Use Only
Vendor Use Only
1
X
Write Burst Length (A9)
This bit is used to select the write burst length. When the A9 bit is "0", the Burst-Read-Burst-Write
mode is selected. When the A9 bit is "1", the Burst-Read-Single-Write mode is selected.
Table 11. Write Burst Length
A9
0
Write Burst Length
Burst-Read-Burst-Write
Burst-Read-Single-Write
1
Note: A10 and BA0, 1 should stay “L” during mode set cycle.
9
No-Operation command
(RAS# = "H", CAS# = "H", WE# = "H")
The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is
Low). This prevents unwanted commands from being registered during idle or wait states.
10 Burst Stop command
(RAS# = "H", CAS# = "H", WE# = "L")
The Burst Stop command is used to terminate either fixed-length or full-page bursts. This
command is only effective in a read/write burst without the auto precharge function. The terminated
read burst ends after a delay equal to the CAS latency (refer to the following figure). The termination of
a write burst is shown in the following figure.
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
Burst
Stop
READ A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
The burst ends after a delay equal to the CAS# Latency
CAS# Latency=2
tCK2, DQ
DOUT A0
DOUT A1
DOUT A0
DOUT A2
DOUT A1
DOUT A3
DOUT A2
CAS# Latency=3
tCK3, DQ
DOUT A3
Figure 16. Termination of a Burst Read Operation
＞
(Burst Length 4, CAS# Latency = 2, 3)
Confidential
- 16 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
T0
T1
T2
T3
T4
T5
T6
T7
T8
CLK
Burst
Stop
NOP
WRITE A
DIN A0
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
don’t care
DIN A1
DIN A2
DQ
Figure 17. Termination of a Burst Write Operation
(Burst Length = X)
11 Device Deselect command (CS# = "H")
The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE#
and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to
the No Operation command.
12 AutoRefresh command
(RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", A0-A12 = Don't care)
The AutoRefresh command is used during normal operation of the SDRAM and is analogous to
CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it
must be issued each time a refresh is required. The addressing is generated by the internal refresh
controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal
refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh
operation must be performed 8192 times within 64ms. The time required to complete the auto refresh
operation is specified by tRC(min.). To provide the AutoRefresh command, all banks need to be in the
idle state and the device must not be in power down mode (CKE is high in the previous cycle). This
command must be followed by NOPs until the auto refresh operation is completed. The precharge time
requirement, tRP(min), must be met before successive auto refresh operations are performed.
13 SelfRefresh Entry command
(RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A12 = Don't care)
The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode
for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs
to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh
addressing and timing is internally generated to reduce power consumption. The SDRAM may remain
in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external
clock and then asserting HIGH on CKE (SelfRefresh Exit command).
14 SelfRefresh Exit command
This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP
or Device Deselect commands must be issued for tXSR(min.) because time is required for the
completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are
performed during normal operation, a burst of 8192 auto refresh cycles should be completed just prior
to entering and just after exiting the SelfRefresh mode.
15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")
When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the
subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact
while CLK is suspended. On the other hand, when all banks are in the idle state, this command
performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are
turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown
state longer than the refresh period (64ms) since the command does not perform any refresh
operations.
Confidential
- 17 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")
When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from
the subsequent cycle by providing this command (asserting CKE "HIGH", the command should be
NOP or deselect). When the device is in the PowerDown mode, the device exits this mode and all
disabled buffers are turned on to the active state. tPDE (min.) is required when the device exits from the
PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this
command.
17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")
During a write cycle, the DQM signal functions as a Data Mask and can control every word of the
input data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used
for device selection, byte selection and bus control in a memory system.
Confidential
- 18 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Table 12. Absolute Maximum Rating
Symbol
Item
Values
-1.0 ~ 4.6
-1.0 ~ 4.6
0 ~ 70
-40 ~ 85
-55 ~ 150
260
Unit Note
VIN, VOUT Input, Output Voltage
V
V
1
1
1
1
1
1
1
1
VDD, VDDQ Power Supply Voltage
Operating Temperature-Commercial
°C
°C
°C
°C
W
TA
Operating Temperature-Industrial
Storage Temperature
TSTG
TSOLDER
PD
Soldering Temperature (10 seconds)
Power Dissipation
1
IOS
Short Circuit Output Current
50
mA
Table 13. Recommended D.C. Operating Conditions
(VDD = 3.3V ±0.3V)
Symbol
VDD
Parameter
Power Supply Voltage
Min.
Typ.
3.3
3.3
-
Max.
3.6
Unit Note
3.0
3.0
2.0
-0.3
V
V
V
V
2
2
2
2
VDDQ
VIH
Power Supply Voltage(for I/O Buffer)
LVTTL Input High Voltage
3.6
VDDQ +0.3
0.8
VIL
LVTTL Input Low Voltage
-
Input Leakage Current
( 0V VIN VDD, All other pins not under test = 0V )
A
A
IIL
-
-
-10
-10
10
10
Output Leakage Current
Output disable, 0V VOUT VDDQ
IOZ
)
LVTTL Output "H" Level Voltage ( IOUT = -2mA )
VOH
VOL
-
-
2.4
-
-
V
V
LVTTL Output "L" Level Voltage ( IOUT = 2mA )
0.4
NOTE: These parameters are testing under the following conditions.
Operating temperature - Commercial: TA= 0~70 °C
Operating temperature - Industrial: TA= -40~85 °C
Table 14. Capacitance
(VDD = 3.3V, TA = 25°C)
Parameter
Symbol
Min.
Max.
Unit
pF
CI
Input Capacitance
Input/Output Capacitance
2
4
4
6
CI/O
pF
Note: These parameters are periodically sampled and are not 100% tested.
Confidential
- 19 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Table 15. D.C. Characteristics
(VDD = 3.3V ±0.3V)
Description/Test condition
Operating Current
-6
60
30
18
2
-7
55
30
18
2
Symbol
IDD1
Unit
Note
Max.
3
tRC tRC(min), Outputs Open, One bank active
Precharge Standby Current in non-power down mode
tCK = 15ns, CS# VIH(min), CKE VIH
Input signals are changed every 2clks
IDD2N
Precharge Standby Current in non-power down mode
tCK = , CLK VIL(max), CKE VIH
IDD2NS
IDD2P
IDD2PS
IDD3N
IDD3NS
IDD4
Precharge Standby Current in power down mode
tCK = 15ns, CKE VIL(max)
Precharge Standby Current in power down mode
tCK = , CKE VIL(max)
2
2
mA
Active Standby Current in non-power down mode
tCK = 15ns, CKE VIH(min), CS# VIH(min)
Input signals are changed every 2clks
40
40
62
80
2
40
40
60
75
2
Active Standby Current in non-power down mode
CKE VIH(min), CLK VIL(max), tCK =
Operating Current (Burst mode)
tCK =tCK(min), Outputs Open, Multi-bank interleave
3, 4
3
Refresh Current
tRC tRC(min)
IDD5
Self Refresh Current
IDD6
≧
CKE 0.2V ; for other inputs VIH VDD - 0.2V, VIL 0.2V
NOTE: These parameters are testing under the following conditions.
Operating temperature - Commercial: TA= 0~70 °C
Operating temperature - Industrial: TA= -40~85 °C
Confidential
- 20 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Table 16. Electrical Characteristics and Recommended A.C. Operating
Conditions (VDD = 3.3V ±0.3V) (Note: 5, 6, 7, 8)
-7
-6
Unit Note
Symbol
A.C. Parameter
Min.
63
Min. Max.
Max.
tRC
Row cycle time (same bank)
Refresh cycle time
60
60
18
-
-
-
-
-
-
tRFC
tRCD
tRP
63
RAS# to CAS# delay (same bank)
21
Precharge to refresh/row activate command
(same bank)
21
14
18
12
-
-
-
-
tRRD
Row activate to row activate delay
(different banks)
tMRD
tRAS
tWR
Mode register set cycle time
14
42
12
42
-
-
Row activate to precharge time (same bank)
Write recovery time
120K
120K
14
10
7
12
10
6
-
-
-
-
CL* = 2
ns
9
tCK
Clock cycle time
CL* = 3
-
-
10
10
tCH
tCL
Clock high time
Clock low time
2.5
2.5
-
2
-
-
2
-
-
CL* = 2
-
6
5
-
6
5.4
Access time from CLK
10
9
tAC
(positive edge)
CL* = 3
-
-
tOH
tLZ
Data output hold time
Data output low impedance
Data output high impedance
2.5
0
2.5
0
-
-
-
5.4
tHZ
-
8
-
5
-
tIS
Data/Address/Control Input set-up time
Data/Address/Control Input hold time
Power Down Exit set-up time
1.5
0.8
10
10
1.5
0.8
-
-
tIH
-
tPDE
tREFI
tXSR
tIS+ CK
t
tIS+ CK
t
-
-
Average Refresh interval time
-
-
7.8
-
7.8
-
μs
Exit Self-Refresh to any Command
tRC+ IS
t
tRC+ IS
t
ns
*
CL is CAS Latency.
Note:
1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the
device. Absolute maximum DC requirements contain stress ratings only. Functional operation at the
absolute maximum limits is not implied or guaranteed. Extended exposure to maximum ratings may affect
device reliability.
2. All voltages are referenced to VSS. Overshoot VIH (Max) = 4.6V for pulse width ≤ 3ns. Undershoot VIL (Min) = -1.0V
for pulse width ≤ 3ns.
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the
minimum value of tCK and tRC. Input signals are changed one time during every 2 tCK
.
4. These parameters depend on the output loading. Specified values are obtained with the output open.
5. Power-up sequence is described in Note 11.
6. A.C. Test Conditions
These parameters are testing under the following conditions.
7.
Operating temperature - Commercial: TA= 0~70 °C
Operating temperature - Industrial: TA= -40~85 °C
Confidential
- 21 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Table 17. LVTTL Interface
Reference Level of Output Signals
1.4V / 1.4V
Output Load
Input Signal Levels
Reference to the Under Output Load (B)
2.4V / 0.4V
1ns
Transition Time (Rise and Fall) of Input Signals
Reference Level of Input Signals
1.4V
1.4V
3.3V
50Ω
1.2KΩ
Output
Output
Z0=50Ω
30pF
870Ω
30pF
Figure 18.1 LVTTL D.C. Test Load (A)
Figure 18.2 LVTTL A.C. Test Load (B)
7. Transition times are measured between VIH and VIL. Transition (rise and fall) of input signals are in a fixed
slope (1 ns).
8. tHZ defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
9. If clock rising time is longer than 1 ns, (tR / 2 -0.5) ns should be added to the parameter.
10. Assumed input rise and fall time tT (tR & tF) = 1 ns
If tR or tF is longer than 1 ns, transient time compensation should be considered, i.e., [(tr + tf)/2 - 1] ns
should be added to the parameter.
11. Power up Sequence
Power up must be performed in the following sequence.
1) Power must be applied to VDD and VDDQ (simultaneously) when CKE= “LOW”, DQM= “HIGH” and all
input signals are held "NOP" state.
2) Start clock and maintain stable condition for minimum 200 s, then bring CKE “HIGH” and, it is
recommended that DQM is held "HIGH" (VDD levels) to ensure DQ output is in high impedance.
3) All banks must be precharged.
4) Mode Register Set command must be asserted to initialize the Mode register.
5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the
device.
* The Auto Refresh command can be issue before or after Mode Register Set command
Confidential
- 22 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Timing Waveforms
Figure 19. AC Parameters for Write Timing
(Burst Length=4)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
tCH
tCL
tIS
tIS
Begin Auto
Precharge Bank A
Begin Auto
Precharge Bank B
tIH
CS#
RAS#
CAS#
WE#
BA0,1
A10
tIH
RAx
RBx
RBx
RAy
RAy
tIS
A0-A9,
RAx
CAx
CBx
CAy
A11-A12
DQM
DQ
tRCD
tDAL
tIS
tRC
tWR
tIH
Hi-Z
Ax0
Ax1
Ax2
Ax3
Bx0
Bx1
Bx2
Bx3
Ay0
Ay1
Ay2
Ay3
Write with
Activate
Command
Bank A
Write with
Activate
Auto Precharge Command
Activate
Command
Bank A
Precharge
Command
Bank A
Write
Command
Bank A
Auto Precharge
Command
Bank B
Command
Bank A
Bank B
Don’t Care
Confidential
- 23 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 20. AC Parameters for Read Timing
(Burst Length=2, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10
T11 T12 T13 T14 T15 T16
CLK
tCH tCL
Begin Auto
Precharge Bank B
tIH
CKE
tIS
tIS
tIH
CS#
RAS#
CAS#
WE#
BA0,1
tIH
A10
RAx
RBx
RBx
RAy
RAy
tIS
A0-A9,
A11-A12
RAx
CAx
tRRD
CBx
tRAS
tRC
DQM
DQ
tAC
tLZ
tRCD
tRP
tHZ
Ax1
Hi-Z
Bx0
Bx1
tHZ
Ax0
tOH
Read with
Auto Precharge
Command
Bank B
Activate
Command
Bank A
Read
Command
Bank A
Activate
Command
Bank B
Precharge
Command
Bank A
Activate
Command
Bank A
Don’t Care
Confidential
- 24 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 21. Auto Refresh
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
RAx
CAx
A11-A12
tRC
tRP
tRC
tRCD
DQM
DQ
Ax0
Ax1
Activate
Command
Bank A
Read
Command
Bank A
Precharge All
Command
Auto Refresh
Command
Auto Refresh
Command
Don’t Care
Confidential
- 25 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 22. Power on Sequence and Auto Refresh
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
High Level
Minimum for 2 Refresh Cycles are required
Is reguired
CS#
RAS#
CAS#
WE#
BA0,1
A10
Address Key
A0-A9
A11-A12
DQM
DQ
tRP
tMRD
Hi-Z
Precharge All
Command
Any
Command
1st Auto Refresh(*)
Command
2nd Auto Refresh(*)
Command
Inputs must be
Mode Register
Set Command
Stable for
200μs
Don’t Care
Note(*): The Auto Refresh command can be issue before or after Mode Register Set command
Confidential
- 26 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 23. Self Refresh Entry & Exit Cycle
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10
T19
T11 T12 T13 T14 T15 T16 T17 T18
CLK
CKE
*Note 2
*Note 8
tXSR
*Note 5
*Note 1
*Note 3,4
tPDE
tIS
tIH
*Note 6
tIS
*Note 7
CS#
RAS#
CAS#
WE#
*Note 9
BA0,1
A10
A0-A9,
A11-A12
DQM
DQ
Hi-Z
Hi-Z
Self Refresh Exit
Auto Refresh
Self Refresh Entry
Don’t Care
Note: To Enter SelfRefresh Mode
1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
3. The device remains in SelfRefresh mode as long as CKE stays "low".
4. Once the device enters SelfRefresh mode, minimum tRAS is required before exit from SelfRefresh.
To Exit SelfRefresh Mode
5. System clock restart and be stable before returning CKE high.
6. Enable CKE and CKE should be set high for valid setup time and hold time.
7. CS# starts from high.
8. Minimum tXSR is required after CKE going high to complete SelfRefresh exit.
9. 8192 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the
system uses burst refresh.
Confidential
- 27 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 24.1. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
RAx
CAx
A11-A12
DQM
DQ
tHZ
Hi-Z
Ax0
Ax1
Ax2
Ax3
Activate
Command
Bank A
Read
Command
Bank A
Clock Suspend
3 Cycles
Clock Suspend
1 Cycle
Clock Suspend
2 Cycles
Don’t Care
Confidential
- 28 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 24.2. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
RAx
CAx
A11-A12
DQM
DQ
tHZ
Hi-Z
Ax0
Ax1
Ax2
Ax3
Activate
Command
Bank A
Read
Command
Bank A
Clock Suspend
3 Cycles
Clock Suspend
1 Cycle
Clock Suspend
2 Cycles
Don’t Care
Confidential
- 29 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 25. Clock Suspension During Burst Write (Using CKE)
(Burst Length=4)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
RAx
CAx
A11-A12
DQM
DQ
Hi-Z
DAx0
Write
DAx1
DAx2
DAx3
Activate
Command
Bank A
Clock Suspend
3 Cycles
Clock Suspend
1 Cycle
Clock Suspend
2 Cycles
Command
Bank A
Don’t Care
Confidential
- 30 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 26. Power Down Mode and Clock Suspension
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
tIH tIS
tPDE
Valid
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
RAx
CAx
A11-A12
DQM
DQ
tHZ
Ax3
Hi-Z
Ax0
Ax1
Ax2
ACTIVE
STANDBY
PRECHARGE
STANDBY
Precharge
Command
Bank A
Activate
Command
Bank A
Power Down
Mode Exit
Read
Command
Bank A
Clock Suspension
Start
Clock Suspension
End
Any
Command
Power Down
Mode Exit
Power Down
Mode Entry
Power Down
Mode Entry
Don’t Care
Confidential
- 31 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 27.1. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAw
RAw
RAz
RAz
A0-A9,
CAw
CAx
CAy
CAz
A11-A12
DQM
DQ
Hi-Z
Aw0
Aw1
Aw2 Aw3
Ax0
Ax1
Ay0
Ay1
Ay2
Ay3
Az0
Precharge
Command
Bank A
Activate
Command
Bank A
Activate
Command
Bank A
Read
Command
Bank A
Read
Command
Bank A
Read
Command
Bank A
Read
Command
Bank A
Don’t Care
Confidential
- 32 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 27.2. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10
T19 T20 T21 T22
T11 T12 T13 T14 T15 T16 T17 T18
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAw
RAz
RAz
A0-A9,
RAw
CAw
CAx
CAy
CAz
A11-A12
DQM
DQ
Hi-Z
Aw0
Aw1
Aw2 Aw3
Read
Ax0
Ax1
Ay0
Ay1
Ay2
Ay3
Precharge
Command
Bank A
Activate
Command
Bank A
Activate
Command
Bank A
Read
Command
Bank A
Read
Command
Bank A
Read
Command
Bank A
Command
Bank A
Don’t Care
Confidential
- 33 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 28. Random Column Write (Page within same Bank)
(Burst Length=4)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBw
RBw
RBz
RBz
A0-A9,
CBw
CBx
CBy
CBz
A11-A12
DQM
DQ
Hi-Z
DBw0 DBw1 DBw2 DBw3 DBx0 DBx1 DBy0 DBy1 DBy2 DBy3
DBz0 DBz1
Precharge
Command
Bank B
Activate
Command
Bank B
Activate
Command
Bank B
Write
Command
Bank B
Write
Command
Bank B
Write
Command
Bank B
Write
Command
Bank B
Don’t Care
Confidential
- 34 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 29.1. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10
T19 T20 T21 T22
T11 T12 T13 T14 T15 T16 T17 T18
CLK
CKE
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBx
RAx
RAx
RBy
A0-A9,
RBx
CBx
CAx
RBy
CBy
A11-A12
tAC
tRCD
tRP
DQM
DQ
Hi-Z
Bx0
Bx1
Bx2
Bx3
Bx4
Bx5
Bx6
Bx7
Ax0
Ax1
Ax2
Ax3
Ax4
Ax5
Ax6
Ax7
Activate
Activate
Read
Activate
Read
Read
Command
Bank B
Command
Bank B
Command
Bank B
Command
Bank A
Command
Bank A
Command
Bank B
Precharge
Command
Bank B
Don’t Care
Confidential
- 35 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 29.2. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBx
RAx
RAx
RBy
RBy
A0-A9,
RBx
CBx
CAx
CBy
A11-A12
tAC
tRCD
tRP
DQM
DQ
Hi-Z
Bx0
Bx1
Bx2
Bx3
Bx4
Bx5
Bx6
Bx7
Ax0
Ax1
Ax2
Ax3
Ax4
Ax5
Ax6
Ax7
By0
Activate
Command
Bank B
Precharge
Command
Bank B
Activate
Command
Bank B
Precharge
Command
Bank A
Read
Command
Bank B
Activate
Command
Bank A
Read
Command
Bank A
Read
Command
Bank B
Don’t Care
Confidential
- 36 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 30. Random Row Write (Interleaving Banks)
(Burst Length=8)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RBx
RBx
RAy
RAy
A0-A9,
RAx
CAx
CBx
CAy
A11-A12
tRCD
tWR*
tRP
tWR*
DQM
DQ
Hi-Z
DAx0 DAx1 DAx2 DAx3 DAx4 DAx5 DAx6 DAx7 DBx0 DBx1 DBx2 DBx3 DBx4 DBx5 DBx6 DBx7 DAy0 DAy1 DAy2 DAy3
Activate
Command
Bank A
Precharge
Command
Bank A
Activate
Command
Bank A
Precharge
Command
Bank B
Write
Command
Bank A
Activate
Command
Bank B
Write
Command
Bank B
Write
Command
Bank A
Don’t Care
*tWR>tWR (min.)
Confidential
- 37 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 31.1. Read and Write Cycle
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
RAx
CAx
CAy
CAz
A11-A12
DQM
DQ
Hi-Z
Ax0
Ax1
Ax2
Ax3
DAy0 DAy1
DAy3
Az0
Az1
Az3
The Write Data
is Masked with a
Zero Clock
The Read Data
is Masked with a
Two Clock
Activate
Command
Bank A
Read
Command
Bank A
Read
Command
Bank A
Write
Command
Bank A
Latency
Latency
Don’t Care
Confidential
- 38 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 31.2. Read and Write Cycle
(Burst Length=4, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
RAx
CAx
CAy
CAz
A11-A12
DQM
DQ
Hi-Z
Ax0
Ax1
Ax2
Ax3
DAy0 DAy1
DAy3
Az0
Az1
Az3
The Write Data
The Read Data
is Masked with a
Two Clock
Activate
Command
Bank A
Read
Command
Bank A
Write
Command
Bank A
is Masked with a
Zero Clock
Read
Command
Bank A
Latency
Latency
Don’t Care
Confidential
- 39 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 32.1. Interleaving Column Read Cycle
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RAx
RBx
RBx
A0-A9,
CAy
CBw
CBx
CBy
CAy
CBz
A11-A12
tRCD
DQM
DQ
tAC
Hi-Z
Ax0
Ax1
Ax2
Ax3
Bw0
Bw1
Bx0
Bx1
By0
By1
Ay0
Ay1
Bz0
Bz1
Bz2
Bz3
Read
Command
Bank A
Activate
Command
Bank A
Read
Command
Bank B
Read
Command
Bank A
Activate
Command
Bank B
Read
Command
Bank B
Read
Command
Bank B
Read
Command
Bank B
Precharge
Command
Bank B
Precharge
Command
Bank A
Don’t Care
Confidential
- 40 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 32.2. Interleaved Column Read Cycle
(Burst Length=4, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RAx
RBx
RBx
A0-A9,
CAx
CBx
CBy
CBz
CAy
A11-A12
tRCD
DQM
DQ
tAC
Hi-Z
Ax0
Ax1
Ax2
Ax3
Bx0
Bx1
By0
By1
Bz0
Bz1
Ay0
Ay1
Ay2
Ay3
Precharge
Command
Bank B
Activate
Command
Bank A
Precharge
Command
Bank A
Read
Command
Bank A
Read
Command
Bank B
Read
Command
Bank B
Read
Command
Bank B
Read
Command
Bank A
Activate
Command
Bank B
Don’t Care
Confidential
- 41 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 33. Interleaved Column Write Cycle
(Burst Length=4)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RAx
RBw
A0-A9,
CAx RBw
CBw
CBx
CBy
CAy
CBz
tWR
A11-A12
tWR
tRCD
DQM
DQ
tRRD>tRRD (min)
DAx0 DAx1 DAx2 DAx3 DBw0 DBw1 DBx0 DBx1 DBy0 DBy1 DAy0 DAy1 DBz0 DBz1 DBz2 DBz3
Hi-Z
Write
Command
Bank B
Precharge
Command
Bank B
Activate
Command
Bank A
Write
Command
Bank A
Write
Command
Bank B
Write
Command
Bank B
Write
Command
Bank B
Write
Command
Bank A
Activate
Precharge
Command
Bank B
Command
Bank A
Don’t Care
Confidential
- 42 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 34.1. Auto Precharge after Read Burst
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
Begin Auto
Precharge
Bank B
Begin Auto
Precharge
Bank A
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RBx
RBx
RBy
RBy
RAz
RAz
A0-A9,
RAx
CAx
CBx
CAy
CBy
A11-A12
tRP
DQM
DQ
Hi-Z
Ax0
Ax1
Ax2
Ax3
Bx0
Bx1
Bx2
Bx3
Ay0
Ay1
Ay2
Ay3
By0
By1
By2
Read with
Activate
Command
Bank A
Read with
Auto Precharge
Command
Bank B
Activate
Command
Bank B
Read with
Auto Precharge
Command
Bank B
Read
Command
Bank A
Activate
Command
Bank B
Activate
Command
Bank A
Auto precharge
Command
Bank A
Don’t Care
Confidential
- 43 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 34.2. Auto Precharge after Read Burst
(Burst Length=4, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
Begin Auto
Precharge
Bank B
Begin Auto
Precharge
Bank A
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBy
RBy
RAx
RBx
RBx
A0-A9,
RAx
CAx
CBx
CAy
CBy
A11-A12
tRP
DQM
DQ
Hi-Z
Ax0
Ax1
Ax2
Ax3
Bx0
Bx1
Bx2
Bx3
Ay0
Ay1
Ay2
Ay3
By0
By1
By2
Read with
Auto Precharge
Command
Bank B
Read with
Auto Precharge
Command
Bank A
Read with
Auto Precharge
Command
Bank B
Activate
Command
Bank A
Read
Command
Bank A
Activate
Command
Bank B
Activate
Command
Bank B
Don’t Care
Confidential
- 44 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
(Burst Length=4)
Figure 35. Auto Precharge after Write Burst
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
Begin Auto
Precharge
Bank B
Begin Auto
Precharge
Bank A
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBy
RBy
RAx
RBx
RBx
A0-A9,
RAx
CAx
CBx
CAy
CBy
A11-A12
tDAL
DQM
DQ
Hi-Z
DAx0 DAx1 DAx2 DAx3 DBx0 DBx1 DBx2 DBx3 DAy0 DAy1 DAy2 DAy3
DBy0 DBy1 DBy2 DBy3
Write with
Auto Precharge
Command
Bank B
Write with
Auto Precharge
Command
Bank A
Write with
Auto Precharge
Command
Bank B
Activate
Command
Bank A
Write
Command
Bank A
Activate
Command
Bank B
Activate
Command
Bank B
Don’t Care
Confidential
- 45 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 36.1. Full Page Read Cycle
(Burst Length=Full Page, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBy
RBy
RAx
RBx
RBx
A0-A9,
RAx
CAx
CBx
A11-A12
tRP
DQM
DQ
Hi-Z
Ax
Ax+1 Ax+2 Ax-2 Ax-1
Ax
Ax+1
Bx
Bx+1 Bx+2 Bx+3 Bx+4 Bx+5 Bx+6
The burst counter wraps
from the highest order
page address back to zero
during this time interval
Activate
Command
Bank A
Read
Command
Bank A
Activate
Command
Bank B
Read
Command
Bank B
Precharge
Command
Bank B
Activate
Command
Bank B
Full Page burst operation does not
Burst Stop
Command
Don’t Care
terminate when the burst length is satisfied;
the burst counter increments and continues
Bursting beginning with the starting address
Confidential
- 46 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 36.2. Full Page Read Cycle
(Burst Length=Full Page, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10
T19 T20 T21 T22
T11 T12 T13 T14 T15 T16 T17 T18
CLK
CKE
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBy
RBy
RAx
RBx
RBx
A0-A9,
RAx
CAx
CBx
A11-A12
tRP
DQM
DQ
Hi-Z
Ax
Ax+1 Ax+2 Ax-2 Ax-1
Ax
Ax+1
Bx
Bx+1 Bx+2 Bx+3 Bx+4 Bx+5
Activate
Command
Bank A
Read
Command
Bank A
Activate
Command
Bank B
Read
Command
Bank B
Precharge
Command
Bank B
Activate
Command
Bank B
The burst counter wraps
from the highest order
Burst Stop
Command
Don’t Care
page address back to zero
during this time interval
Full Page burst operation does not
terminate when the burst length is satisfied;
the burst counter increments and continues
Bursting beginning with the starting address
Confidential
- 47 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 37. Full Page Write Cycle
(Burst Length=Full Page)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBy
RBy
RAx
RBx
RBx
A0-A9,
RAx
CAx
CBx
A11-A12
DQM
DQ
Data is ignored
Hi-Z
DAx
DAx+1 DAx+2 DAx+3 DAx-1
DAx
DAx+1
DBx
DBx+1 DBx+2 DBx+3 DBx+4 DBx+5
Activate
Command
Bank A
Write
Command
Bank A
Activate
Command
Bank B
Write
Command
Bank B
Precharge
Command
Bank B
Activate
Command
Bank B
The burst counter wraps
from the highest order
page address back to zero
during this time interval
Burst Stop
Command
Full Page burst operation does not
Don’t Care
terminate when the burst length is satisfied;
the burst counter increments and continues
bursting beginning with the starting address
Confidential
- 48 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 38. Byte Read and Write Operation
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
A0-A9,
RAx
CAx
CAy
CAz
A11-A12
DQM
Ax0
Ax1
Ax2
DAy1 DAy2
Az1
Az2
DQ0-DQ7
Data is
masked
Data is
masked
Activate
Command
Bank A
Read
Command
Bank A
Read
Command
Bank A
Write
Command
Bank A
Data is
masked
Don’t Care
Confidential
- 49 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 39. Random Row Read (Interleaving Banks)
(Burst Length=4, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10
T19 T20 T21 T22
T11 T12 T13 T14 T15 T16 T17 T18
CLK
CKE
Begin Auto
Precharge
Bank B
Begin Auto
Precharge
Bank A
Begin Auto
Precharge
Bank B
Begin Auto
Precharge
Bank A
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAv
RAv
RBw
RBw
RBu
RAu
RAu
RBv
RBv
A0-A9,
RBu
CBu
CAu
CBv
CAv
A11-A12
tRP
tRP
tRP
DQM
DQ
Bu0
Bu1
Bu2
Bu3
Au0
Au1
Au2
Au3
Bv0
Bv1
Bv2
Bv3
Av0
Av1
Av2
Av3
Read
Bank A
with Auto
Precharge
Read
Bank A
with Auto
Precharge
Activate
Command
Bank B
Activate
Command
Bank A
Activate
Command
Bank B
Activate
Command
Bank A
Activate
Command
Bank B
Read
Bank B
Read
with Auto
Precharge
Bank B
with Auto
Precharge
Don’t Care
Confidential
- 50 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 40. Full Page Random Column Read
(Burst Length=Full Page, CAS# Latency=2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBw
RBw
RAx
RAx
RBx
RBx
A0-A9,
CAx
CBx
CAy
CBy
CAz
CBz
A11-A12
tRP
DQM
DQ
tRRD
tRCD
Hi-Z
Ax0
Ax1
Bx0
Ay0
Ay1
By0
By1
Az0
Az1
Az2
Bz0
Bz1
Bz2
Read
Command
Bank B
Activate
Command
Bank A
Precharge
Command Bank B
(Precharge Temination)
Activate
Command
Bank B
Read
Command
Bank B
Read
Command
Bank A
Read
Command
Bank B
Activate
Command
Bank B
Read
Read
Command
Bank A
Command
Bank A
Don’t Care
Confidential
- 51 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 41. Full Page Random Column Write
(Burst Length=Full Page)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
CS#
RAS#
CAS#
WE#
BA0,1
A10
RBw
RBw
RAx
RAx
RBx
RBx
A0-A9,
CAx
CBx
CAy
CBy
CAz
CBz
A11-A12
tWR
tRP
DQM
DQ
tRRD
tRCD
DAx0 DAx1 DBx0 DAy0 DAy1 DBy0 DBy1 DAz0 DAz1 DAz2 DBz0 DBz1 DBz2
Hi-Z
Write
Command
Bank B
Activate
Command
Bank A
Precharge
Command Bank B
(Precharge Temination)
Activate
Command
Bank B
Write
Command
Bank B
Write
Command
Bank A
Write
Command
Bank B
Activate
Command
Bank B
Write
Write
Command
Bank A
Write Data
are masked
Command
Bank A
Don’t Care
Confidential
- 52 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 42. Precharge Termination of a Burst
(Burst Length=4, 8 or Full Page, CAS# Latency=3)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
CKE
High
CS#
RAS#
CAS#
WE#
BA0,1
A10
RAx
RAy
RAy
RAz
RAz
A0-A9,
RAx
CAx
CAy
A11-A12
tWR
tRP
tRP
DQM
DQ
DAx0 DAx1
Ay0
Ay1
Ay2
Precharge Termination
of a Read Burst
Activate
Command
Bank B
Precharge
Command
Bank A
Activate
Command
Bank A
Precharge
Command
Bank A
Write
Command
Bank A
Read
Command
Bank A
Activate
Command
Bank A
Precharge Termination
of a Write Burst
Write Data are masked
Don’t Care
Confidential
- 53 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
Figure 43. 54 Pin TSOP II Package Outline Drawing Information
Dimension in inch
Nom
Dimension in mm
Nom
Symbol
Min
---
Max
Min
---
0.05
0.9
Max
1.2
0.2
---
---
0.047
0.008
0.043
0.018
0.008
0.88
0.405
---
---
---
1.0
A
A1
A2
B
C
D
E
e
HE
L
L1
S
0.002
0.035
0.01
0.004
0.87
0.395
---
0.039
0.014
0.006
0.875
0.400
0.031
0.463
0.02
0.032
0.028
---
1.1
0.25
0.12
22.09
10.03
---
0.35
0.165
22.22
10.16
0.8
0.45
0.21
22.35
10.29
---
0.455
0.016
0.471
0.024
---
11.56
0.4
11.76
0.5
11.96
0.6
---
---
---
0.84
0.71
---
---
---
0.1
---
---
---
0.004
y
---
---
°
°
°
°
8
θ
0
8
0
Confidential
- 54 of 55 -
Rev.1.0 June 2017
AS4C32M8SA-7TCN
AS4C32M8SA-6TIN
PART NUMBERING SYSTEM
AS4C
6/7
C/I
N
T
XX
Packing Type
None:Tray
TR:Reel
32M8SA
C=Commercial
0°C to +70°C
I=Industrial
Indicates Pb
and
Halogen Free
6=166MHz
7=143MHz
32M8=32Mx8
S=SDRAM
A=A die
DRAM
T = TSOPII
-40°C to +85°C
Alliance Memory, Inc.
511 Taylor Way,
San Carlos, CA 94070
Tel: 650-610-6800
Fax: 650-620-9211
www.alliancememory.com
Copyright © Alliance Memory
All Rights Reserved
© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are
trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their
respective companies. Alliance reserves the right to make changes to this document and its products at any time
without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data
contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right
to change or correct this data at any time, without notice. If the product described herein is under development,
significant changes to these specifications are possible. The information in this product data sheet is intended to be
general descriptive information for potential customers and users, and is not intended to operate as, or provide, any
guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of
the application or use of any product described herein, and disclaims any express or implied warranties related to the
sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose,
merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms
and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively
according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a
license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of
Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting
systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the
inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such
use and agrees to indemnify Alliance against all claims arising from such use.
Confidential
- 55 of 55 -
Rev.1.0 June 2017
相关型号：
©2020 ICPDF网 联系我们和版权申明