Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
5AGTFB1G431C4N Arria V Device Handbook
Prototype PCB
Part No.:   5AGTFB1G431C4N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Arria V Device Handbook
File Size :   1787 K    
Page : 82 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5AGTFB1G431C4N Datasheet PDF page 14 5AGTFB1G431C4N Datasheet PDF page 15 5AGTFB1G431C4N Datasheet PDF page 16 5AGTFB1G431C4N Datasheet PDF page 17 5AGTFB1G431C4N Datasheet PDF page 19 5AGTFB1G431C4N Datasheet PDF page 20 5AGTFB1G431C4N Datasheet PDF page 21 5AGTFB1G431C4N Datasheet PDF page 22  
100%
1–12
Chapter 1: Overview for the Arria V Device Family
ALM
ALM
Arria V devices use a 28-nm ALM as the basic building block of the device fabric. The
ALM shown in
uses an 8-input fracturable look-up table (LUT) with four
dedicated registers to help improve timing closure in register-rich designs and
achieve an even higher design packing capability than previous generations.
You can configure up to 25% of the ALMs in Arria V devices as distributed MLABs.
For more information, refer to
Figure 1–3. ALM for Arria V Devices
Reg
1
2
3
4
5
6
7
8
Full
Adder
Reg
Adaptive
LUT
Reg
Full
Adder
Reg
Variable-Precision DSP Block
Arria V devices feature a variable-precision DSP block that you can configure to
support signal processing with precision ranging from 9 x 9, 18 x 19, and 27 x 27 bits
natively.
You can independently configure each DSP block during compilation as a triple 9 x 9,
a dual 18 x 19 multiply, or a single 27 x 27. With a dedicated 64-bit cascade bus, you
can cascade multiple variable-precision DSP blocks to implement even higher
precision DSP functions efficiently.
The variable precision DSP block also supports these features:
64-bit accumulator that is the largest in the industry,
Double accumulator
Hard pre-adder that is available in both 18- and 27-bit modes
Cascaded output adders for efficient systolic FIR filters
Dynamic coefficients
18-bit internal coefficient register banks
Enhanced independent multiplier operation
Efficient support for single floating point arithmetic
Inferability of all modes by the Altera Complete Design Suite
Arria V Device Handbook
Volume 1: Device Overview and Datasheet
February 2012 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7