Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
TCFGA1C105K  HMD8M32F4E  TCFGA0J335K  TCFGA0J336M  HSD8M32F4V-10L  TCFGA1C685M  TCFGA1C106K8R  HSD8M32B4-10L  HSD8M32F4V-12  TCFGA1D105M  
5AGTFB1G431C4N Arria V Device Handbook
Prototype PCB
Part No.:   5AGTFB1G431C4N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Arria V Device Handbook
File Size :   1787 K    
Page : 82 Pages
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5AGTFB1G431C4N Datasheet PDF page 20 5AGTFB1G431C4N Datasheet PDF page 21 5AGTFB1G431C4N Datasheet PDF page 22 5AGTFB1G431C4N Datasheet PDF page 23 5AGTFB1G431C4N Datasheet PDF page 25 5AGTFB1G431C4N Datasheet PDF page 26 5AGTFB1G431C4N Datasheet PDF page 27 5AGTFB1G431C4N Datasheet PDF page 28  
Chapter 1: Overview for the Arria V Device Family
System Peripherals
The Ethernet MAC, USB OTG controller, NAND flash controller and SD/MMC/SDIO
controller modules have an integrated DMA controller. For modules without an
integrated DMA controller, an additional DMA controller module provides up to
eight channels for high-bandwidth data transfers. The debug access port provides
interfaces to industry standard JTAG debug probes and supports ARM CoreSight
debug and core traces to facilitate software development.
The HPS–FPGA bridges, which support the Advanced Microcontroller Bus
Architecture (AMBA
) Advanced eXtensible Interface (AXI
) specifications, consist
of the following bridges:
FPGA-to-HPS AXI bridge—a high-performance bus supporting 32-, 64-, and
128-bit data widths that allows the FPGA fabric to master transactions to the slaves
in the HPS
HPS-to-FPGA AXI bridge—a high-performance bus supporting 32-, 64-, and
128-bit data widths that allows the HPS to master transactions to the slaves in the
FPGA fabric.
Lightweight HPS-to-FPGA AXI bridge—a lower performance 32-bit width bus
that allows the HPS to master transactions to the slaves in the FPGA fabric.
The HPS–FPGA AXI bridges also allow the FPGA fabric to access the memory shared
by one or both microprocessors, and provide asynchronous clock crossing with the
clock from the FPGA fabric.
HPS SDRAM Controller Subsystem
The HPS SDRAM controller subsystem contains a multiport SDRAM controller and
DDR PHY that is shared between the FPGA fabric (through the
FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system
interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon
Memory-Mapped (Avalon-MM) interface standards, and provides up to four ports
with separate read and write directions.
To maximize memory performance, the HPS SDRAM controller subsystem supports
command and data reordering, deficit round-robin arbitration with aging, and
high-priority bypass features. The HPS SDRAM controller subsystem supports DDR2,
DDR3, LPDDR, or LPDDR2 devices up to 4 Gb and runs up to 533 MHz (1066 Mbps
data rate).
For easy migration, the FPGA-to-HPS SDRAM interface is compatible with the
interface of the soft SDRAM memory controller IPs and hard SDRAM memory
controllers in the FPGA fabric.
FPGA Configuration and Processor Booting
The FPGA fabric and HPS in the SoC FPGA are powered independently. You can
reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut
down the entire FPGA fabric to reduce total system power.
You can configure the FPGA fabric and boot the HPS independently, in any order,
providing you with more design flexibility:
Arria V Device Handbook
Volume 1: Device Overview and Datasheet
February 2012 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号