Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
5KP6.5CA  5KP64  5KP60CA  5KP64  5KP60  5KP6.5APT  5KP6.0CA  5KP60  5KP64AJ  5KP60A-B  
5AGTFB1G631I4N Arria V Device Handbook
Prototype PCB
Part No.:   5AGTFB1G631I4N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Arria V Device Handbook
File Size :   1787 K    
Page : 82 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5AGTFB1G631I4N Datasheet PDF page 18 5AGTFB1G631I4N Datasheet PDF page 19 5AGTFB1G631I4N Datasheet PDF page 20 5AGTFB1G631I4N Datasheet PDF page 21 5AGTFB1G631I4N Datasheet PDF page 23 5AGTFB1G631I4N Datasheet PDF page 24 5AGTFB1G631I4N Datasheet PDF page 25 5AGTFB1G631I4N Datasheet PDF page 26  
100%
1–16
Chapter 1: Overview for the Arria V Device Family
Enhanced Configuration and Configuration via Protocol
Enhanced Configuration and Configuration via Protocol
Arria V devices support 3.3-V programming voltage and the following configuration
modes:
active serial (AS)
passive serial (PS)
fast passive parallel (FPP)
CvP
Configuration via HPS
configuration through JTAG
You can configure Arria V devices through PCIe using CvP instead of an external
flash or ROM. The CvP mode offers the fastest configuration rate and flexibility with
the easy-to-use PCIe hard IP block interface. The Arria V CvP implementation
conforms to the PCIe 100-ms power-up-to-active time requirement.
f
For more information regarding CvP, refer to the
lists the configuration modes that Arria V devices support.
Table 1–11. Configuration Modes and Features for Arria V Devices
Mode
AS
PS
FPP
CvP
HPS
JTAG
Note to
(1) Number of lanes instead of bits.
Data Width (Bit)
1, 4
1
8, 16
x1, x2, x4, x8
32
1
Maximum
Clock Rate
(MHz)
100
125
125
125
33
Maximum
Data Rate
(Mbps)
125
33
Decompression
v
v
v
v
v
Design
Security
v
v
v
v
v
Remote
System
Update
v
Parallel
flash loader
v
Parallel
flash loader
Partial
Reconfiguration
16-bit only
v
v
Power Management
Arria V devices leverage FPGA architectural features and process technology
advancements to reduce the total device core power consumption by as much as 50%
when compared with Stratix IV devices at the same performance level.
Additionally, Arria V devices have a number of hard IP blocks that not only reduce
logic resources but also deliver substantial power savings when compared with soft
implementations. The list includes PCIe Gen1 and Gen2, XAUI, GbE, SRIO, GPON
and CPRI protocols. The hard IP blocks consume up to 25% less power than
equivalent soft implementations.
Arria V Device Handbook
Volume 1: Device Overview and Datasheet
February 2012 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7