Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
5AGTFD3G427C4N Arria V Device Handbook
Prototype PCB
Part No.:   5AGTFD3G427C4N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Arria V Device Handbook
File Size :   1787 K    
Page : 82 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5AGTFD3G427C4N Datasheet PDF page 19 5AGTFD3G427C4N Datasheet PDF page 20 5AGTFD3G427C4N Datasheet PDF page 21 5AGTFD3G427C4N Datasheet PDF page 22 5AGTFD3G427C4N Datasheet PDF page 24 5AGTFD3G427C4N Datasheet PDF page 25 5AGTFD3G427C4N Datasheet PDF page 26 5AGTFD3G427C4N Datasheet PDF page 27  
100%
Chapter 1: Overview for the Arria V Device Family
SoC FPGA with HPS
1–17
Arria V transceivers are also designed for power efficiency. As a result, the transceiver
channels consume 50% less power than the previous generation of Arria devices.
SoC FPGA with HPS
Each SoC FPGA device combines an FPGA fabric and an HPS in a single device. This
combination delivers the flexibility of programmable logic with the power and cost
savings of hard IP in the following ways:
Reduces board space, system power, and bill of materials cost by eliminating a
discrete embedded processor
Allows you to differentiate the end product in both the hardware and software,
and to support virtually any interface standard
Extends the product life and revenue through in-field hardware and software
updates
Features of the HPS
The HPS consists of a dual-core ARM Cortex-A9 MPCore processor, a rich set of
peripherals, and a shared multiport SDRAM memory controller, as shown in
Figure 1–4. HPS with Dual-Core ARM Cortex-A9 MPCore Processor
Configuration
Lightweight
Controller
FPGA-to-HPS HPS-to-FPGA HPS-to-FPGA
FPGA Fabric
FPGA-to-HPS SDRAM
FPGA
Manager
Ethernet
MAC (2x)
USB
OTG (2x)
NAND Flash
Controller
SD/MMC/SDIO
Controller
DMA
Controller
ETR
(Trace)
Debug
Access Port
64 KB
On-Chip
RAM
Level 3
Interconnect
HPS
ARM Cortex-A9 MPCore
CPU0
CPU1
(ARM Cortex-A9
(ARM Cortex-A9
with NEON/FPU,
with NEON/FPU,
32 KB Instruction Cache,
32 KB Instruction Cache,
32 KB Data Cache, and
32 KB Data Cache, and
Memory Management Unit) Memory Management Unit)
ACP
SCU
L2 Cache (512 KB)
64 KB
Boot
ROM
Multiport
DDR SDRAM
Controller
with
Optional ECC
Low Speed Peripherals
(Timers, GPIOs, UART, SPI, I2C, Quad SPI Flash Controller, System Manager, Clock Manager, Reset Manager, and Scan Manager)
February 2012
Altera Corporation
Arria V Device Handbook
Volume 1: Device Overview and Datasheet
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7