Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
LT1210  LT1212-15E  
5AGTMB1D427I4N Arria V Device Handbook
Prototype PCB
Part No.:   5AGTMB1D427I4N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Arria V Device Handbook
File Size :   1787 K    
Page : 82 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5AGTMB1D427I4N Datasheet PDF page 8 5AGTMB1D427I4N Datasheet PDF page 9 5AGTMB1D427I4N Datasheet PDF page 10 5AGTMB1D427I4N Datasheet PDF page 11 5AGTMB1D427I4N Datasheet PDF page 13 5AGTMB1D427I4N Datasheet PDF page 14 5AGTMB1D427I4N Datasheet PDF page 15 5AGTMB1D427I4N Datasheet PDF page 16  
100%
1–6
Chapter 1: Overview for the Arria V Device Family
Arria V Family Plan
lists the Arria V package plan. The package plan shows the GPIO counts,
the maximum number of 6-Gbps transceivers available, and the maximum number of
10-Gbps transceivers available per density and package. Various combinations of
6-Gbps and 10-Gbps transceiver counts are available.
Table 1–4. Package Plan for Arria V Devices —Preliminary
F672 (27 mm)
Flip Chip
Varients
Devices
GPIO
5AGXA1
5AGXA3
5AGXA5
Arria V GX
F896 (31 mm)
Flip Chip
GPIO
F1152 (35 mm)
Flip Chip
GPIO
544
544
544
544
544
544
544
544
350
350
350
350
HPS
I/O
216
216
216
216
XCVR
24
24
24
24
24
24
12, 4
12, 4
18
18
12, 2
12, 2
F1517 (40 mm)
Flip Chip
GPIO
704
704
704
704
704
704
528
528
528
528
HPS
I/O
216
216
216
216
XCVR
24
24
36
36
12, 4
12, 8
30
30
12, 6
12, 6
XCVR
9
9
9
9
HPS
I/O
216
216
216
216
XCVR
12
12
18
18
18
18
12, 2
12
12
6, 2
6, 2
336
336
336
336
480
480
384
384
384
384
384
178
178
178
178
5AGXA7
5AGXB1
5AGXB3
5AGXB5
5AGXB7
5AGTD3
5AGTD7
5ASXB3
5ASXB5
5ASTD3
5ASTD5
Arria V GT
Arria V SX
Arria V ST
Notes to
(1) The arrows indicate the package vertical migration capability. Vertical migration allows you to migrate across device densities for devices having
the same dedicated pins, configuration pins, and power pins for a given package.
(2) In the F896 package, the PCIe hard IP block on the right side of the 5AGXA5, 5AGXA7, 5AGXB1, 5AGXB3, and 5AGTD3 devices supports x1 for
Gen1 and Gen2 data rates.
(3) The transceiver counts listed are for 6-Gbps transceivers.
(4) The transceiver counts listed are for 6-Gbps and 10-Gbps transceivers, respectively.
(5) You can alternatively configure any pair of 10-Gbps channels as six 6-Gbps channels. For instance, you can alternatively configure the 5AGTD7
device in the F1517 package as eighteen 6-Gbps and six 10-Gbps, twenty-four 6-Gbps and four 10-Gbps, or thirty 6-Gbps and two 10-Gbps
channels.
Arria V Device Handbook
Volume 1: Device Overview and Datasheet
February 2012 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7