Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
IDT72V205L10PFI  4605K-101-2222BCB  R05L03  4605K-102-2222BAA  IDT72T18105L10BBI  CLM5205M-36  CLM5205M-47  TC9205M-DS-R02  IDT72T18105L10BB  PS2505L-1  
5AGTMB1D427I4N Arria V Device Handbook
Prototype PCB
Part No.:   5AGTMB1D427I4N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Arria V Device Handbook
File Size :   1787 K    
Page : 82 Pages
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5AGTMB1D427I4N Datasheet PDF page 5 5AGTMB1D427I4N Datasheet PDF page 6 5AGTMB1D427I4N Datasheet PDF page 7 5AGTMB1D427I4N Datasheet PDF page 8 5AGTMB1D427I4N Datasheet PDF page 10 5AGTMB1D427I4N Datasheet PDF page 11 5AGTMB1D427I4N Datasheet PDF page 12 5AGTMB1D427I4N Datasheet PDF page 13  
Chapter 1: Overview for the Arria V Device Family
Arria V Feature Summary
Table 1–1. Feature Summary for Arria V Devices (Part 2 of 3)
Dual-core ARM Cortex-A9 MPCore processor. Up to 800 MHz maximum frequency that
supports symmetric and asymmetric multiprocessing
Interface peripherals—10/100/1000 Ethernet media access control (MAC), USB 2.0 On-
The-Go (OTG) controller, Quad SPI flash controller, NAND flash controller, and
SD/MMC/SDIO controller, UART, serial peripheral interface (SPI), I2C interfaces, and up to
86 GPIO interfaces
System peripherals—general-purpose and watchdog timers, direct memory access (DMA)
controller, FPGA configuration manager, and clock and reset managers
On-chip RAM and boot ROM
HPS–FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-
FPGA bridges that allow the FPGA fabric to master transactions to slaves in the HPS, and
vice versa
FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the
multiport front end of the HPS SDRAM controller
ARM CoreSight™ JTAG debug, trace port, and on-chip trace storage
Three fractional PLLs
9.8304-Gbps CPRI
Enhanced ALM with four registers
Improved routing architecture to reduce congestion and improve compilation time
Natively supports three-signal processing precision ranging from 9 x 9, 18 x 19, or 27 x 27
in the same DSP block
64-bit accumulator and cascade for systolic finite impulse responses (FIRs)
Embedded internal coefficient memory
Pre-adder/subtractor improves efficiency
M10K, 10 Kbit with soft error correction code (ECC)
Memory logic array block (MLAB), 640-bit distributed LUTRAM—you can use up to 25% of
the LEs as MLAB memory
Hardened double data rate3 (DDR3) and DDR2 memory controllers
Integer mode and fractional mode
Precision clock synthesis, clock delay compensation, and zero delay buffering (ZDB)
625-MHz global clock network
Global, quadrant, and peripheral clock networks
Unused clock networks can be powered down to reduce dynamic power
HPS (Arria V SX and ST
devices only)
Physical medium
attachment (PMA) with
soft PCS
High-performance core
Variable-precision DSP
Internal memory blocks
High-resolution Fractional
Clock networks
February 2012
Altera Corporation
Arria V Device Handbook
Volume 1: Device Overview and Datasheet
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号