Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
NRLM683M450V22X35F  NRLM683M450V20X30F  NRLM683M50V25X30F  NRLM683M50V25X35F  NRLM683M250V20X35F  NRLM683M400V22X35F  NRLM683M25V30X40F  NRLM683M350V20X35F  NRLM683M25V22X45F  NRLM683M400VF  
5AGTMB1G627C4N Arria V Device Handbook
Prototype PCB
Part No.:   5AGTMB1G627C4N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Arria V Device Handbook
File Size :   1787 K    
Page : 82 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5AGTMB1G627C4N Datasheet PDF page 61 5AGTMB1G627C4N Datasheet PDF page 62 5AGTMB1G627C4N Datasheet PDF page 63 5AGTMB1G627C4N Datasheet PDF page 64 5AGTMB1G627C4N Datasheet PDF page 66 5AGTMB1G627C4N Datasheet PDF page 67 5AGTMB1G627C4N Datasheet PDF page 68 5AGTMB1G627C4N Datasheet PDF page 69  
100%
Chapter 2: Device Datasheet for Arria V Devices
Configuration Specification
2–37
Configuration Specification
This section provides configuration specifications and timing for Arria V devices.
These characteristics can be designated as Preliminary or Final.
Preliminary characteristics are created using simulation results, process data, and
other known parameters. The title of these tables show the designation as
“Preliminary.”
Final numbers are based on actual silicon characterization and testing. The
numbers reflect the actual performance of the device under worst-case silicon
process, voltage, and junction temperature conditions. There are no designations
on finalized tables.
POR Specifications
lists the specifications for fast and standard POR for Arria V devices.
Table 2–36. Fast and Standard POR Delay Specification for Arria V Devices
POR Delay
Fast
Standard
Notes to
(1) Select the POR delay based on the MSEL setting as described in the “Configuration Schemes for Arria V Devices”
table in the
chapter.
(2) When the
PORSEL
signal is
high,
the device is in fast POR delay.
(3) When the
PORSEL
signal is
low,
the device is in standard POR delay.
Minimum (ms)
4
100
Maximum (ms)
12
300
JTAG Configuration Timing
lists the JTAG timing parameters and values for Arria V devices.
Table 2–37. JTAG Timing Parameters and Values for Arria V Devices—Preliminary
Symbol
t
JCP
t
JCH
t
JCL
t
JPSU (TDI)
t
JPSU (TMS)
t
JPH
t
JPCO
t
JPZX
t
JPXZ
Description
TCK clock period
TCK clock high time
TCK clock low time
TDI JTAG port setup time
TMS JTAG port setup time
JTAG port hold time
JTAG port clock to output
JTAG port high impedance to valid output
JTAG port valid output to high impedance
Min
30
14
14
1
3
5
Max
11
14
14
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
Note to
(1) A 1-ns adder is required for each V
CCIO
voltage step down from 3.0 V. For example, t
JPCO
= 12 ns if V
CCIO
of the TDO
I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.
February 2012
Altera Corporation
Arria V Device Handbook
Volume 1: Device Overview and Datasheet
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7