Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
5AGTMB1G627C4N Arria V Device Handbook
Prototype PCB
Part No.:   5AGTMB1G627C4N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Arria V Device Handbook
File Size :   1787 K    
Page : 82 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5AGTMB1G627C4N Datasheet PDF page 67 5AGTMB1G627C4N Datasheet PDF page 68 5AGTMB1G627C4N Datasheet PDF page 69 5AGTMB1G627C4N Datasheet PDF page 70 5AGTMB1G627C4N Datasheet PDF page 72 5AGTMB1G627C4N Datasheet PDF page 73 5AGTMB1G627C4N Datasheet PDF page 74 5AGTMB1G627C4N Datasheet PDF page 75  
100%
Chapter 2: Device Datasheet for Arria V Devices
Configuration Specification
2–43
AS Configuration Timing
shows the timing waveform for the active serial (AS) x1 mode and AS x4
mode configuration timing.
Figure 2–7. AS Configuration Timing
t
POR
(1)
nCONFIG
nSTATUS
CONF_DONE
nCSO
DCLK
t
CO
t
DH
AS_DATA0/ASDO
Read Address
t
SU
AS_DATA1
(2)
bit
N
bit
N
-
1
bit 1
bit 0
t
CD2UM
(3)
INIT_DONE
(4)
User I/O
User Mode
Notes to
(1) The AS scheme supports standard and fast POR delay (t
POR
). For t
POR
delay information, refer to the “POR Delay Specification” section in the
chapter.
(2) If you are using AS x4 mode, this signal represents the
AS_DATA[3..0]
and EPCQ sends in 4-bits of data for each
DCLK
cycle.
(3) The initialization clock can be from the internal oscillator or
CLKUSR
pin.
(4) After the option bit to enable the
INIT_DONE
pin is configured into the device, the
INIT_DONE
goes low.
lists the timing parameters for AS x1 and AS x4 configurations in Arria V
devices.
Table 2–41. AS Timing Parameters for AS x1 and x4 Configurations in Arria V Devices—Preliminary
Symbol
t
CO
t
SU
t
H
t
CD2UM
t
CD2CU
t
CD2UMC
T
init
Parameter
DCLK falling edge to the
AS_DATA0/ASDO
output
Data setup time before the rising edge on
DCLK
Data hold time after the rising edge on
DCLK
CONF_DONE
high to user mode
CONF_DONE
high to
CLKUSR
enabled
CONF_DONE
high to user mode with
CLKUSR
option on
Number of clock cycles required for device
initialization
Minimum
1.5
0
175
4 x maximum
DCLK
period
t
CD2CU
+ (T
init
x
CLKUSR
period)
17,408
Maximum
4
437
Unit
µs
ns
ns
µs
Cycles
Notes to
(1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
(2) The t
CF2CD
, t
CF2ST0
, t
CFG
, t
STATUS
, and t
CF2ST1
timing parameters are identical to the timing parameters for PS mode listed in
February 2012
Altera Corporation
Arria V Device Handbook
Volume 1: Device Overview and Datasheet
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7