Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
5AGTMB1G627C4N Arria V Device Handbook
Prototype PCB
Part No.:   5AGTMB1G627C4N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Arria V Device Handbook
File Size :   1787 K    
Page : 82 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5AGTMB1G627C4N Datasheet PDF page 71 5AGTMB1G627C4N Datasheet PDF page 72 5AGTMB1G627C4N Datasheet PDF page 73 5AGTMB1G627C4N Datasheet PDF page 74 5AGTMB1G627C4N Datasheet PDF page 76 5AGTMB1G627C4N Datasheet PDF page 77 5AGTMB1G627C4N Datasheet PDF page 78 5AGTMB1G627C4N Datasheet PDF page 79  
100%
Chapter 2: Device Datasheet for Arria V Devices
I/O Timing
2–47
I/O Timing
Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the
Quartus II Timing Analyzer.
Excel-based I/O timing provides pin timing performance for each device density and
speed grade. The data is typically used prior to designing the FPGA to get an estimate
of the timing budget as part of the link timing analysis. The Quartus II Timing
Analyzer provides a more accurate and precise I/O timing data based on the specifics
of the design after you complete place-and-route.
f
You can download the Excel-based I/O Timing spreadsheet from the
Literature
webpage.
Programmable IOE Delay
lists the Arria V IOE programmable delay settings.
Table 2–46. IOE Programmable Delay for Arria V Devices
Parameter
TBD
TBD
TBD
TBD
TBD
Note to
(1) Pending the Quartus II software extraction.
Available
Settings
TBD
TBD
TBD
TBD
TBD
Minimum
Offset
TBD
TBD
TBD
TBD
TBD
Fast Model
Industrial
TBD
TBD
TBD
TBD
TBD
Commercial
TBD
TBD
TBD
TBD
TBD
C4
TBD
TBD
TBD
TBD
TBD
Slow Model
Unit
C5, I5
TBD
TBD
TBD
TBD
TBD
C6
TBD
TBD
TBD
TBD
TBD
ns
ns
ns
ns
ns
Programmable Output Buffer Delay
lists the delay chain settings that control the rising and falling edge delays
of the output buffer. The default delay is 0 ps.
Table 2–47. Programmable Output Buffer Delay—Preliminary
Symbol
Parameter
Typical
0 (default)
50
100
150
Unit
ps
ps
ps
ps
D
OUTBUF
Rising and/or falling edge
delay
Notes to
(1) Pending the Quartus II software extraction.
(2) You can set the programmable output buffer delay in the Quartus II software by setting the
Output Buffer Delay
Control
assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the
Output Buffer Delay
assignment.
February 2012
Altera Corporation
Arria V Device Handbook
Volume 1: Device Overview and Datasheet
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7