Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
SM4004FL  SM4003FL  SM4004A  SM4003PL  SM4004PL  SM4003Q  SM4004Q  SM4004  SM4003A  
5CSTD6 Cyclone V Device Handbook
Prototype PCB
Part No.:   5CSTD6
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Cyclone V Device Handbook
File Size :   1776 K    
Page : 74 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5CSTD6 Datasheet PDF page 44 5CSTD6 Datasheet PDF page 45 5CSTD6 Datasheet PDF page 46 5CSTD6 Datasheet PDF page 47 5CSTD6 Datasheet PDF page 49 5CSTD6 Datasheet PDF page 50 5CSTD6 Datasheet PDF page 51 5CSTD6 Datasheet PDF page 52  
100%
2–18
Chapter 2: Device Datasheet for Cyclone V Devices
Switching Characteristics
Core Performance Specifications
This section describes the clock tree, phase-locked loop (PLL), digital signal
processing (DSP), and memory block specifications.
Clock Tree Specifications
lists the clock tree specifications for Cyclone V devices.
Table 2–22. Clock Tree Performance for Cyclone V Devices—Preliminary
Performance
Symbol
Global clock and Regional clock
Peripheral clock
C6
Speed Grade
550
155
C7, I7
Speed Grade
550
155
C8, A7
Speed Grade
460
155
Unit
MHz
MHz
PLL Specifications
lists the Cyclone V PLL specifications when operating in the commercial
(0° to 85°C), industrial (–40° to 100°C), and automotive (–40° to 125°C) junction
temperature ranges.
Table 2–23. PLL Specifications for Cyclone V Devices—Preliminary
(Part 1 of 3)
Symbol
f
IN
f
INPFD
f
FINPFD
f
VCO
t
EINDUTY
f
OUT
Input clock frequency
Parameter
C6 speed grade
C7, I7 speed grades
C8, A7 speed grades
Integer input clock frequency to the PFD
Fractional input clock frequency to the PFD
C6 speed grade
PLL VCO operating range
C7, I7 speed grades
C8, A7 speed grades
Input clock or external feedback clock input duty cycle
C6 speed grade
Output frequency for internal global
or regional clock
C7, I7 speed grades
C8, A7 speed grades
C6 speed grade
f
OUT_EXT
t
OUTDUTY
t
FCOMP
t
CONFIGPHASE
t
DYCONFIGCLK
t
LOCK
Output frequency for external clock
output
C7, I7 speed grades
C8, A7 speed grades
Duty cycle for external clock output (when set to 50%)
External feedback clock compensation time
Time required to reconfigure phase shift
Dynamic configuration clock
Time required to lock from end-of-device configuration or
deassertion of
areset
Min
5
5
5
5
50
600
600
600
40
45
Typ
50
Max
670
622
500
325
TBD
1600
1400
1300
60
550
550
460
667
667
533
55
10
TBD
100
1
Unit
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
%
MHz
MHz
MHz
MHz
MHz
MHz
%
ns
MHz
ms
Cyclone V Device Handbook
Volume 1: Device Overview and Datasheet
February 2012 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7