Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
5CSTD6 Cyclone V Device Handbook
Prototype PCB
Part No.:   5CSTD6
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Cyclone V Device Handbook
File Size :   1776 K    
Page : 74 Pages
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5CSTD6 Datasheet PDF page 5 5CSTD6 Datasheet PDF page 6 5CSTD6 Datasheet PDF page 7 5CSTD6 Datasheet PDF page 8 5CSTD6 Datasheet PDF page 10 5CSTD6 Datasheet PDF page 11 5CSTD6 Datasheet PDF page 12 5CSTD6 Datasheet PDF page 13  
Chapter 1: Overview for Cyclone V Device Family
Cyclone V Features Summary
Table 1–1. Summary of Features for Cyclone V Devices (Part 2 of 2)
Dual-core ARM Cortex-A9 MPCore processor—up to 800 MHz maximum frequency with support
for symmetric and asymmetric multiprocessing
Interface peripherals—10/100/1000 Ethernet media access control (MAC), USB 2.0 On-The-GO
(OTG) controller, serial peripheral interface (SPI), Quad SPI flash controller, NAND flash controller,
SD/MMC/SDIO controller, UART, controller area network (CAN), I2C interface, and up to 71 HPS I/O
System peripherals—general-purpose and watchdog timers, direct memory access (DMA)
controller, FPGA configuration manager, and clock and reset managers
On-chip RAM and boot ROM
HPS–FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA
bridges that allow the FPGA fabric to master transactions to slaves in the HPS, and vice versa.
FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport
front end (MPFE) of the HPS SDRAM controller
ARM CoreSight
JTAG debug access port, trace port, and on-chip trace storage
(Cyclone V SE, SX,
and ST devices
FPGA fabric
Internal memory
loops (PLLs)
Enhanced 8-input ALM with four registers
M10K—10-kilobits (Kb) memory blocks with soft error correction code (ECC)
Memory logic array block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% of
the ALMs as MLAB memory
Precision clock synthesis, clock delay compensation, and zero delay buffering (ZDB)
Integer mode and fractional mode
550 MHz global clock network
Global, quadrant, and peripheral clock networks
Clock networks that are not used can be powered down to reduce dynamic power
Partial and dynamic reconfiguration of the FPGA
Active serial (AS) x1 and x4, fast passive parallel (FPP) x8 and x16, passive serial (PS), and JTAG
Enhanced advanced encryption standard (AES) design security features
Tamper protection
Wirebond low-halogen packages
Multiple device densities with compatible package footprints for seamless migration between
different device densities
RoHS-compliant options
Clock networks
February 2012
Altera Corporation
Cyclone V Device Handbook
Volume 1: Device Overview and Datasheet
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号