Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
AG1460D  AG-16080AFILW  AG-16080AGALB  AG-16080AFALY  AG-16080AFJY  AG-16080AFTW  AG-16080AFJB  AG-16080AFUB  AG-16080AGAE  AG-16080AFJL  
5M40ZF64C5N MAX V Device Handbook
Prototype PCB
Part No.:   5M40ZF64C5N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   MAX V Device Handbook
File Size :   4016 K    
Page : 166 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  5M40ZF64C5N Datasheet PDF page 6 5M40ZF64C5N Datasheet PDF page 7 5M40ZF64C5N Datasheet PDF page 8 5M40ZF64C5N Datasheet PDF page 9 5M40ZF64C5N Datasheet PDF page 11 5M40ZF64C5N Datasheet PDF page 12 5M40ZF64C5N Datasheet PDF page 13 5M40ZF64C5N Datasheet PDF page 14  
100%
1–2
Chapter 1: MAX V Device Family Overview
Feature Summary
I/Os are fully compliant with the PCI-SIG
®
PCI Local Bus Specification, revision
2.2 for 3.3-V operation
Hot-socket compliant
Built-in JTAG BST circuitry compliant with IEEE Std. 1149.1-1990
lists the MAX V family features.
Table 1–1. MAX V Family Features
Feature
LEs
Typical Equivalent Macrocells
User Flash Memory Size (bits)
Global Clocks
Internal Oscillator
Maximum User I/O pins
t
PD1
(ns)
f
CNT
(MHz)
t
SU
(ns)
t
CO
(ns)
Notes to
(1) t
PD1
represents a pin-to-pin delay for the worst case I/O placement with a full diagonal path across the device and combinational logic
implemented in a single LUT and LAB that is adjacent to the output pin.
(2) The maximum global clock frequency, f
CNT
, is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay will run faster
than this number.
5M40Z
40
32
8,192
4
1
54
7.5
152
2.3
6.5
5M80Z
80
64
8,192
4
1
79
7.5
152
2.3
6.5
5M160Z
160
128
8,192
4
1
79
7.5
152
2.3
6.5
5M240Z
240
192
8,192
4
1
114
7.5
152
2.3
6.5
5M570Z
570
440
8,192
4
1
159
9.0
152
2.2
6.7
5M1270Z
1,270
980
8,192
4
1
271
6.2
304
1.2
4.6
5M2210Z
2,210
1,700
8,192
4
1
271
7.0
304
1.2
4.6
MAX V devices accept 1.8 V on their
VCCINT
pins. The 1.8-V V
CCINT
external supply
powers the device core directly. MAX V devices operate internally at 1.8 V. The
supported MultiVolt I/O interface voltage levels (V
CCIO
) are 1.2 V, 1.5 V, 1.8 V, 2.5 V,
and 3.3 V.
MAX V devices are available in two speed grades: –4 and –5, with –4 being the fastest.
For commercial applications, speed grades –C4 and –C5 are available. For industrial
and automotive applications, speed grade –I5 and –A5 are available, respectively.
These speed grades represent the overall relative performance, not any specific timing
parameter.
f
For propagation delay timing numbers within each speed grade and density, refer to
the
chapter.
MAX V devices are available in space-saving FineLine BGA (FBGA), Micro FineLine
BGA (MBGA), plastic enhanced quad flat pack (EQFP), and thin quad flat pack
(TQFP) packages (refer to
and
MAX V devices support vertical
migration within the same package (for example, you can migrate between the
5M570Z, 5M1270Z, and 5M2210Z devices in the 256-pin FineLine BGA package).
Vertical migration means that you can migrate to devices whose dedicated pins and
JTAG pins are the same and power pins are subsets or supersets for a given package
across device densities. The largest density in any package has the highest number of
power pins; you must lay out for the largest planned density in a package to provide
MAX V Device Handbook
May 2011
Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7