Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
MIC2514BM5  MIC2514_08  MIC2514YM5  
CLK15_6P Cyclone III Device Handbook
Prototype PCB
Part No.:   CLK15_6P
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Cyclone III Device Handbook
File Size :   7302 K    
Page : 274 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  CLK15_6P Datasheet PDF page 131 CLK15_6P Datasheet PDF page 132 CLK15_6P Datasheet PDF page 133 CLK15_6P Datasheet PDF page 134 CLK15_6P Datasheet PDF page 136 CLK15_6P Datasheet PDF page 137 CLK15_6P Datasheet PDF page 138 CLK15_6P Datasheet PDF page 139  
100%
Chapter 7: High-Speed Differential Interfaces in the Cyclone III Device Family
High-Speed I/O Standards Support
7–13
shows the LVPECL DC-coupled termination.
Figure 7–9. LVPECL DC-Coupled Termination
LVPECL Transmitter
50
Cyclone III Device Family
LVPECL Receiver
100
50
Differential SSTL I/O Standard Support in the Cyclone III Device Family
The differential SSTL I/O standard is a memory-bus standard used for applications
such as high-speed DDR SDRAM interfaces. The Cyclone III device family supports
differential SSTL-2 and SSTL-18 I/O standards. The differential SSTL output standard
is only supported at
PLL#_CLKOUT
pins using two single-ended SSTL output buffers
(PLL#_CLKOUTp and
PLL#_CLKOUTn),
with the second output programmed to have
opposite polarity. The differential SSTL input standard is supported on the GCLK
pins only, treating differential inputs as two single-ended SSTL and only decoding
one of them.
The differential SSTL I/O standard requires two differential inputs with an external
reference voltage (VREF) as well as an external termination voltage (VTT) of 0.5 × V
CCIO
to which termination resistors are connected.
f
For more information about the differential SSTL electrical specifications, refer to the
chapter and the
and
chapters.
shows the differential SSTL Class I interface.
Figure 7–10. Differential SSTL Class I Interface
V
TT
V
TT
Output Buffer
Receiver
December 2011
Altera Corporation
Cyclone III Device Handbook
Volume 1
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7