Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
CT-6MP100  CT646FYF-471K  CT68F-100K-M  CT-65834F  CT-65837F  CT-65836F  CT-64996F  CT68F-250K-K  CT6MP104  CT67F-500K-L  
CLK15_6P Cyclone III Device Handbook
Prototype PCB
Part No.:   CLK15_6P
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Cyclone III Device Handbook
File Size :   7302 K    
Page : 274 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  CLK15_6P Datasheet PDF page 132 CLK15_6P Datasheet PDF page 133 CLK15_6P Datasheet PDF page 134 CLK15_6P Datasheet PDF page 135 CLK15_6P Datasheet PDF page 137 CLK15_6P Datasheet PDF page 138 CLK15_6P Datasheet PDF page 139 CLK15_6P Datasheet PDF page 140  
100%
7–14
Chapter 7: High-Speed Differential Interfaces in the Cyclone III Device Family
High-Speed I/O Standards Support
shows the differential SSTL Class II interface.
Figure 7–11. Differential SSTL Class II Interface
V
TT
V
TT
V
TT
V
TT
Output Buffer
(1)
Receiver
Note to
(1) PLL output clock pins do not support differential SSTL-18 Class II I/O standard.
Differential HSTL I/O Standard Support in the Cyclone III Device Family
The differential HSTL I/O standard is used for the applications designed to operate in
0 V to 1.2 V, 0 V to 1.5 V, or 0 V to 1.8 V HSTL logic switching range. The Cyclone III
device family supports differential HSTL-18, HSTL-15, and HSTL-12 I/O standards.
The differential HSTL input standard is available on GCLK pins only, treating the
differential inputs as two single-ended HSTL and only decoding one of them. The
differential HSTL output standard is only supported at the
PLL#_CLKOUT
pins using
two single-ended HSTL output buffers (PLL#_CLKOUTp and
PLL#_CLKOUTn),
with the
second output programmed to have opposite polarity.
The differential HSTL I/O standard requires two differential inputs with an external
reference voltage (VREF), as well as an external termination voltage (VTT) of 0.5 × V
CCIO
to which termination resistors are connected.
f
For more information about the differential HSTL signaling characteristics, refer to the
and
chapters.
shows the differential HSTL Class I interface.
Figure 7–12. Differential HSTL Class I Interface
V
TT
V
TT
Output Buffer
50
Ω
50
Ω
Receiver
Z0 = 50
Ω
Z0 = 50
Ω
Cyclone III Device Handbook
Volume 1
December 2011 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7