Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
CLK15_6P Cyclone III Device Handbook
Prototype PCB
Part No.:   CLK15_6P
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Cyclone III Device Handbook
File Size :   7302 K    
Page : 274 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  CLK15_6P Datasheet PDF page 134 CLK15_6P Datasheet PDF page 135 CLK15_6P Datasheet PDF page 136 CLK15_6P Datasheet PDF page 137 CLK15_6P Datasheet PDF page 139 CLK15_6P Datasheet PDF page 140 CLK15_6P Datasheet PDF page 141 CLK15_6P Datasheet PDF page 142  
100%
7–16
Chapter 7: High-Speed Differential Interfaces in the Cyclone III Device Family
High-Speed I/O Timing
High-Speed I/O Timing
This section discusses the timing budget, waveforms, and specifications for
source-synchronous signaling in the Cyclone III device family. Timing for
source-synchronous signaling is based on skew between the data and clock signals.
High-speed differential data transmission requires timing parameters provided by IC
vendors and requires you to consider the board skew, cable skew, and clock jitter. This
section provides information about high-speed I/O standards timing parameters in
the Cyclone III device family.
lists the parameters of the timing diagram as shown in
Table 7–5. High-Speed I/O Timing Definitions
Parameter
Transmitter channel-to-channel skew
Symbol
TCCS
Description
The timing difference between the fastest and slowest output
edges, including t
CO
variation and clock skew. The clock is
included in the TCCS measurement.
The period of time during which the data must be valid in order
for you to capture it correctly. The setup and hold times
determine the ideal strobe position in the sampling window.
T
SW
= T
SU
+ T
hd
+ PLL jitter.
RSKM is defined by the total margin left after accounting for the
sampling window and TCCS. The RSKM equation is:
RSKM
=
TUI
SW
TCCS
--------------------------------------------------
2
Sampling window
SW
Receiver input skew margin
RSKM
Input jitter tolerance (peak-to-peak)
Output jitter (peak-to-peak)
Note to
Allowed input jitter on the input clock to the PLL that is tolerable
while maintaining PLL lock.
Peak-to-peak output jitter from the PLL.
(1) The TCCS specification applies to the entire bank of differential I/O as long as the SERDES logic is placed in the logic array block (LAB) adjacent
to the output pins.
Figure 7–15. High-Speed I/O Timing Diagram
External
Input Clock
Time Unit Interval (TUI)
Internal Clock
TCCS
RSKM
Sampling Window (SW)
RSKM
TCCS
Receiver
Input Data
Cyclone III Device Handbook
Volume 1
December 2011 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7