Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
HS634-30MHZ  HS622-SERIES  HS627-SERIES  HS631-30MHZ  HS661  HS623-30MHZ  HS659  HS6464XSJZC  HS623-64.9MHZ  HS631-SERIES  
CLK15_6P Cyclone III Device Handbook
Prototype PCB
Part No.:   CLK15_6P
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Cyclone III Device Handbook
File Size :   7302 K    
Page : 274 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  CLK15_6P Datasheet PDF page 162 CLK15_6P Datasheet PDF page 163 CLK15_6P Datasheet PDF page 164 CLK15_6P Datasheet PDF page 165 CLK15_6P Datasheet PDF page 167 CLK15_6P Datasheet PDF page 168 CLK15_6P Datasheet PDF page 169 CLK15_6P Datasheet PDF page 170  
100%
9–8
Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family
Configuration Features
The output resistance of the repeater buffers must fit the maximum overshoot
equation shown in
Equation 9–1.
0.8Z
O
R E
1.8Z
O
Note to
(1)
Z
O
is the transmission line impedance and R
E
is the equivalent resistance of the output buffer.
Configuration Process
This section describes the configuration process.
f
For more information about the configuration cycle state machine of Altera
FPGAs,
refer to the
chapter in volume 1 of the
Configuration
Handbook.
Power Up
If the device is powered up from the power-down state, the V
CCIO
for all the I/O
banks must be powered up to the appropriate level for the device to exit POR.
To begin configuration, the required voltages listed in
must be powered up
to the appropriate voltage levels.
Table 9–4. Power-Up Voltage for Cyclone III Device Family Configuration
Device
Cyclone III
Cyclone III LS
Notes to
(1) Voltages must be powered up to the appropriate voltage levels to begin configuration.
(2) V
CCIO
is for banks in which the configuration and JTAG pins reside.
Voltage that must be Powered-Up
V
CCINT
, V
CCA
, V
CCIO
V
CCBAT
, V
CCINT
, V
CCA
, V
CCIO
Reset
When
nCONFIG
or
nSTATUS
is low, the device is in reset. After power-up, the Cyclone III
device family goes through POR. POR delay depends on the MSEL pin settings,
which correspond to your configuration scheme.
Depending on the configuration scheme, a fast or standard POR time is available.
POR time for fast POR ranges between 3–9 ms. POR time for standard POR, which
has a lower power-ramp rate, ranges between 50–200 ms.
During POR, the device resets, holds
nSTATUS
and
CONF_DONE
low, and tri-states all
user I/O pins.
1
The configuration bus is not tri-stated in POR stage if the
MSEL
pins are set to AS or AP
mode. To tri-state the configuration bus for AS and AP configuration schemes, you
must tie
nCE
high and
nCONFIG
low. For more information about the hardware
implementation, refer to
Cyclone III Device Handbook
Volume 1
August 2012 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7