Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
DIFFCLK_1N Cyclone III Device Handbook
Prototype PCB
Part No.:   DIFFCLK_1N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Cyclone III Device Handbook
File Size :   7302 K    
Page : 274 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  DIFFCLK_1N Datasheet PDF page 14 DIFFCLK_1N Datasheet PDF page 15 DIFFCLK_1N Datasheet PDF page 16 DIFFCLK_1N Datasheet PDF page 17 DIFFCLK_1N Datasheet PDF page 19 DIFFCLK_1N Datasheet PDF page 20 DIFFCLK_1N Datasheet PDF page 21 DIFFCLK_1N Datasheet PDF page 22  
100%
1–6
Chapter 1: Cyclone III Device Family Overview
Cyclone III Device Family Architecture
Table 1–4. Cyclone III Device Family Speed Grades (Part 2 of 2)
Family
Device
EP3CLS70
EP3CLS100
EP3CLS150
EP3CLS200
E144
M164
P240
F256
U256
F324
F484
U484
F780
C7, C8,
I7
C7, C8,
I7
C7, C8,
I7
C7, C8,
I7
C7, C8, I7 C7, C8, I7
C7, C8, I7 C7, C8, I7
C7, C8, I7
C7, C8, I7
Cyclone III
LS
lists Cyclone III device family configuration schemes.
Table 1–5. Cyclone III Device Family Configuration Schemes
Configuration Scheme
Active serial (AS)
Active parallel (AP)
Passive serial (PS)
Fast passive parallel (FPP)
Joint Test Action Group (JTAG)
Cyclone III
v
v
v
v
v
Cyclone III LS
v
v
v
v
Cyclone III Device Family Architecture
Cyclone III device family includes a customer-defined feature set that is optimized for
portable applications and offers a wide range of density, memory, embedded
multiplier, and I/O options. Cyclone III device family supports numerous external
memory interfaces and I/O protocols that are common in high-volume applications.
The Quartus II software features and parameterizable IP cores make it easier for you
to use the Cyclone III device family interfaces and protocols.
The following sections provide an overview of the Cyclone III device family features.
Logic Elements and Logic Array Blocks
The logic array block (LAB) consists of 16 logic elements and a LAB-wide control
block. An LE is the smallest unit of logic in the Cyclone III device family architecture.
Each LE has four inputs, a four-input look-up table (LUT), a register, and output logic.
The four-input LUT is a function generator that can implement any function with four
variables.
f
For more information about LEs and LABs, refer to the
chapter.
Cyclone III Device Handbook
Volume 1
July 2012 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7