Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
RSF53VC100MC505  RSF43Y100RF525  RSF46Y050TG515  ATV750BQ15DC  RSF46Y050TG517  ATV750BQ25DM  XN01118  RSF64EXT/511  ATV750BQ25DI  ATV750BL-15LM  
DIFFCLK_1N Cyclone III Device Handbook
Prototype PCB
Part No.:   DIFFCLK_1N
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Cyclone III Device Handbook
File Size :   7302 K    
Page : 274 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  DIFFCLK_1N Datasheet PDF page 24 DIFFCLK_1N Datasheet PDF page 25 DIFFCLK_1N Datasheet PDF page 26 DIFFCLK_1N Datasheet PDF page 27 DIFFCLK_1N Datasheet PDF page 29 DIFFCLK_1N Datasheet PDF page 30 DIFFCLK_1N Datasheet PDF page 31 DIFFCLK_1N Datasheet PDF page 32  
100%
2–2
Chapter 2: Logic Elements and Logic Array Blocks in the Cyclone III Device Family
Logic Elements
shows the LEs for the Cyclone III device family.
Figure 2–1. Cyclone III Device Family LEs
Register Chain
Routing from
previous LE
LE Carry-In
Register Bypass
LAB-Wide
Synchronous LAB-Wide
Programmable
Synchronous
Load
Register
Clear
data 1
data 2
data 3
data 4
Look-Up Table Carry
Chain
(LUT)
Synchronous
Load and
Clear Logic
D
Q
Row, Column,
And Direct Link
Routing
ENA
CLRN
labclr1
labclr2
Chip-Wide
Reset
Asynchronous
Clear Logic
Row, Column,
And Direct Link
Routing
Local
Routing
Register Feedback
(DEV_CLRn)
Clock &
Clock Enable
Select
LE Carry-Out
labclk1
labclk2
labclkena1
labclkena2
Register Chain
Output
LE Features
You can configure the programmable register of each LE for D, T, JK, or SR flipflop
operation. Each register has data, clock, clock enable, and clear inputs. Signals that
use the global clock network, general-purpose I/O pins, or any internal logic can
drive the clock and clear control signals of the register. Either general-purpose I/O
pins or the internal logic can drive the clock enable. For combinational functions, the
LUT output bypasses the register and drives directly to the LE outputs.
Each LE has three outputs that drive the local, row, and column routing resources. The
LUT or register output independently drives these three outputs. Two LE outputs
drive the column or row and direct link routing connections, while one LE drives the
local interconnect resources. This allows the LUT to drive one output while the
register drives another output. This feature, called register packing, improves device
utilization because the device can use the register and the LUT for unrelated
functions. The LAB-wide synchronous load control signal is not available when using
register packing. For more information on the synchronous load control signal, refer
to
The register feedback mode allows the register output to feed back into the LUT of the
same LE to ensure that the register is packed with its own fan-out LUT, providing
another mechanism for improved fitting. The LE can also drive out registered and
unregistered versions of the LUT output.
Cyclone III Device Handbook
Volume 1
December 2011 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7