Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
DIFFCLK_1P Cyclone III Device Handbook
Prototype PCB
Part No.:   DIFFCLK_1P
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Cyclone III Device Handbook
File Size :   7302 K    
Page : 274 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  DIFFCLK_1P Datasheet PDF page 44 DIFFCLK_1P Datasheet PDF page 45 DIFFCLK_1P Datasheet PDF page 46 DIFFCLK_1P Datasheet PDF page 47 DIFFCLK_1P Datasheet PDF page 49 DIFFCLK_1P Datasheet PDF page 50 DIFFCLK_1P Datasheet PDF page 51 DIFFCLK_1P Datasheet PDF page 52  
100%
3–14
Chapter 3: Memory Blocks in the Cyclone III Device Family
Clocking Modes
Clocking Modes
Cyclone III device family M9K memory blocks support the following clocking modes:
Independent
Input or output
Read or write
Single-clock
When using read or write clock mode, if you perform a simultaneous read or write to
the same address location, the output read data is unknown. If you require the output
data to be a known value, use either single-clock mode or I/O clock mode and choose
the appropriate read-during-write behavior in the MegaWizard Plug-In Manager.
1
Violating the setup or hold time on the memory block input registers might corrupt
the memory contents. This applies to both read and write operations.
Asynchronous clears are available on read address registers, output registers, and
output latches only.
lists the clocking mode versus memory mode support matrix.
Table 3–5. Cyclone III Device Family Memory Clock Modes
Clocking Mode
Independent
Input or output
Read or write
Single-clock
True Dual-Port
Mode
v
v
v
Simple
Dual-Port
Mode
v
v
v
Single-Port
Mode
v
v
ROM Mode
v
v
v
FIFO Mode
v
v
1
Independent Clock Mode
Cyclone III device family M9K memory blocks can implement independent clock
mode for true dual-port memories. In this mode, a separate clock is available for each
port (port A and port B).
clock A
controls all registers on the port A side, while
clock
B
controls all registers on the port B side. Each port also supports independent clock
enables for port A and B registers.
I/O Clock Mode
Cyclone III device family M9K memory blocks can implement input or output clock
mode for FIFO, single-port, true, and simple dual-port memories. In this mode, an
input clock controls all input registers to the memory block, including data, address,
byteena, wren,
and
rden
registers. An output clock controls the data-output registers.
Each memory block port also supports independent clock enables for input and
output registers.
Cyclone III Device Handbook
Volume 1
December 2011 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7