Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
CD74HC73MT  CD74HC73E  SMBJ6.5CA  SMBJ6.5C  SMBJ6.5CA  CD74HC73  CD74HC73M  CD74HC73ME4  CD74HC73MTE4  CD74HC73M96  
DIFFCLK_1P Cyclone III Device Handbook
Prototype PCB
Part No.:   DIFFCLK_1P
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Cyclone III Device Handbook
File Size :   7302 K    
Page : 274 Pages
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  DIFFCLK_1P Datasheet PDF page 48 DIFFCLK_1P Datasheet PDF page 49 DIFFCLK_1P Datasheet PDF page 50 DIFFCLK_1P Datasheet PDF page 51 DIFFCLK_1P Datasheet PDF page 53 DIFFCLK_1P Datasheet PDF page 54 DIFFCLK_1P Datasheet PDF page 55 DIFFCLK_1P Datasheet PDF page 56  
Chapter 3: Memory Blocks in the Cyclone III Device Family
Document Revision History
Power-Up Conditions and Memory Initialization
The M9K memory block outputs of the Cyclone III device family power up to zero
(cleared) regardless of whether the output registers are used or bypassed. All M9K
memory blocks support initialization using a
You can create
in the
Quartus II software and specify their use using the RAM MegaWizard Plug-In
Manager when instantiating memory in your design. Even if memory is
pre-initialized (for example, using a
it still powers up with its outputs cleared.
Only the subsequent read after power up outputs the pre-initialized values.
For more information about
refer to the
and the
Power Management
The M9K memory block clock enables of the Cyclone III device family allow you to
control clocking of each M9K memory block to reduce AC power consumption. Use
signal to ensure that read operations only occur when necessary. If your
design does not require read-during-write, reduce power consumption by deasserting
signal during write operations, or any period when there are no memory
operations. The Quartus II software automatically powers down any unused M9K
memory blocks to save static power.
Document Revision History
lists the revision history for this document.
Table 3–6. Document Revision History
December 2011
December 2009
July 2009
Minor text edits.
Minor changes to the text.
Made minor correction to the part number.
Updated to include Cyclone III LS information
Updated chapter part number.
Updated “Introduction” on page 3–1.
Updated “Overview” on page 3–1.
Updated Table 3–1 on page 3–2.
Updated “Control Signals” on page 3–3.
Updated “Memory Modes” on page 3–8.
Updated “Simple Dual-Port Mode” on page 3–10.
Updated “Read or Write Clock Mode” on page 3–16.
Revised the maximum performance of the M9K blocks to 315 MHz in “Introduction” and
“Overview” sections, and in Table 3-1.
Updated “Address Clock Enable Support” section.
June 2009
October 2008
May 2008
July 2007
March 2007
Updated chapter to new template.
Added chapter TOC and “Referenced Documents” section.
Initial release.
Cyclone III Device Handbook
Volume 1
December 2011 Altera Corporation
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号