Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
LL340PT  LL352  LL4001  LL3595A  LL355  
DIFFCLK_1P Cyclone III Device Handbook
Prototype PCB
Part No.:   DIFFCLK_1P
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Cyclone III Device Handbook
File Size :   7302 K    
Page : 274 Pages
Logo:   
Maker   ALTERA [ ALTERA CORPORATION ]http://www.altera.com
Buy Now :   
  DIFFCLK_1P Datasheet PDF page 53 DIFFCLK_1P Datasheet PDF page 54 DIFFCLK_1P Datasheet PDF page 55 DIFFCLK_1P Datasheet PDF page 56 DIFFCLK_1P Datasheet PDF page 58 DIFFCLK_1P Datasheet PDF page 59 DIFFCLK_1P Datasheet PDF page 60 DIFFCLK_1P Datasheet PDF page 61  
100%
Chapter 4: Embedded Multipliers in the Cyclone III Device Family
Operational Modes
4–5
lists the sign of the multiplication results for the various operand sign
representations. The results of the multiplication are signed if any one of the operands
is a signed value.
Table 4–3. Multiplier Sign Representation
Data A
signa Value
Unsigned
Unsigned
Signed
Signed
Logic Level
Low
Low
High
High
signb Value
Unsigned
Signed
Unsigned
Signed
Data B
Result
Logic Level
Low
High
Low
High
Unsigned
Signed
Signed
Signed
Each embedded multiplier block has only one
signa
and one
signb
signal to control
the sign representation of the input data to the block. If the embedded multiplier
block has two 9 × 9 multipliers, the
Data A
input of both multipliers share the same
signa
signal, and the
Data B
input of both multipliers share the same
signb
signal.
You can dynamically change the
signa
and
signb
signals to modify the sign
representation of the input operands at run time. You can send the
signa
and
signb
signals through a dedicated input register. The multiplier offers full precision,
regardless of the sign representation.
1
When the
signa
and
signb
signals are unused, the Quartus II software sets the
multiplier to perform unsigned multiplication by default.
Output Registers
You can register the embedded multiplier output using output registers in either
18- or 36-bit sections, depending on the operational mode of the multiplier. The
following control signals are available for each output register in the embedded
multiplier:
clock
clock enable
asynchronous clear
All input and output registers in a single embedded multiplier are fed by the same
clock, clock enable, and asynchronous clear signals.
Operational Modes
You can use an embedded multiplier block in one of two operational modes,
depending on the application needs:
One 18-bit × 18-bit multiplier
Up to two 9-bit × 9-bit independent multipliers
December 2011
Altera Corporation
Cyclone III Device Handbook
Volume 1
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7