PEEL18CV8J-10 [ANACHIP]
EE PLD, 10ns, PAL-Type, CMOS, PQCC20,;
| 型号： | PEEL18CV8J-10 |
| 厂家： | 
ANACHIP CORP |
| 描述： | EE PLD, 10ns, PAL-Type, CMOS, PQCC20, |
| 文件： | 总10页 (文件大小：199K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PEEL™ 18CV8
-7/-10/-15/-25
CMOS Programmable Electrically Erasable Logic Device
Features
■
Architectural Flexibility
■
Multiple Speed Power, Temperature Options
- Enhanced architecture fits in more logic
- 74 product terms x 36 input AND array
- 10 inputs and 8 I/O pins
- VCC = 5 Volts ±10%
- Speeds ranging from 7ns to 25 ns
- Power as low as 37mA at 25MHz
- Commercial and industrial versions available
- 12 possible macrocell configurations
- Asynchronous clear
■
■
CMOS Electrically Erasable Technology
- Superior factory testing
- Reprogrammable in plastic package
- Reduces retrofit and development costs
- Independent output enables
-- 20 Pin DIP/SOIC/TSSOP and PLCC
■
Application Versatility
- Replaces random logic
- Super sets PLDs (PAL, GAL, EPLD)
- Enhanced Architecture fits more logic than ordinary PLDs
Development / Programmer Support
- Third party software and programmers
- WinPLACE Development Software
- PLD-to-PEEL™ JEDEC file translator
General Description
The PEEL™18CV8 is a Programmable Electrically Erasable
Logic (PEEL™) device providing an attractive alternative to
ordinary PLDs. The PEEL™18CV8 offers the performance, flex-
ibility, ease of design and production practicality needed by logic
designers today.
The PEEL™18CV8 architecture allows it to replace over 20 stan-
dard 20-pin PLDs (PAL, GAL, EPLD etc.). It also provides addi-
tional architecture features so more logic can be put into every
design. Anachip’s JEDEC file translator instantly converts to the
PEEL™18CV8 existing 20-pin PLDs without the need to rework
the existing design. Development and programming support for
the PEEL™18CV8 is provided by popular third-party program-
mers and development software.
The PEEL™18CV8 is available in 20-pin DIP, PLCC, SOIC and
TSSOP packages with speeds ranging from 7ns to 25ns with
power consumption as low as 37mA. EE-Reprogrammability
provides the convenience of instant reprogramming for develop-
ment and reusable production inventory minimizing the impact
of programming changes or errors. EE-Reprogrammability also
improves factory testability, thus assuring the highest quality pos-
sible.
Figure 3 Block Diagram
Figure 2 Pin Configuration
I/CLK
1
20
VCC
I
I
2
3
19
18
I/O
I/O
™
I
I
4
5
17
16
I/O
I/O
I
I
6
7
15
14
I/O
I/O
I
I
8
9
13
12
11
I/O
I/O
I
GND
10
TSSOP
DIP
SOIC
PLCC
1 of 10
Figure 4 PEEL™18CV8 Logic Array Diagram
2 of 10
effect on the output function).
Function Description
The PEEL™18CV8 implements logic functions as sum-of- prod-
ucts expressions in a programmable-AND/fixed-OR logic array.
User-defined functions are created by programming the connec-
tions of input signals into the array. User-configurable output
structures in the form of I/O macrocells further increase logic
flexibility.
Programmable I/O Macrocell
The unique twelve-configuration output macrocell provides com-
plete control over the architecture of each output. The ability to
configure each output independently permits users to tailor the
configuration of the PEEL™18CV8 to the precise requirements
of their designs.
Architecture Overview
Macrocell Architecture
The PEEL™18CV8 architecture is illustrated in the block dia-
gram of Figure 3. Ten dedicated inputs and 8 I/Os provide up to
18 inputs and 8 outputs for creation of logic functions. At the
core of the device is a programmable electrically-erasable AND
array which drives a fixed OR array. With this structure, the
PEEL™18CV8 can implement up to 8 sum-of-products logic
expressions.
Each I/O macrocell, as shown in Figure 4, consists of a D-type
flip-flop and two signal-select multiplexers. The configuration of
each macrocell is determined by the four EEPROM bits control-
ling these multiplexers. These bits determine output polarity, out-
put type (registered or non-registered) and input-feedback path
(bidirectional I/O, combinatorial feedback). Refer to Table 1 for
details.
Associated with each of the 8 OR functions is an I/O macrocell
which can be independently programmed to one of 12 different
configurations. The programmable macrocells allow each I/O to
create sequential or combinatorial logic functions of active-high
or active-low polarity, while providing three different feedback
paths into the AND array.
Equivalent circuits for the twelve macrocell configurations are
illustrated in Figure 4. In addition to emulating the four PAL-type
output structures (configurations 3,4,9, and 10), the macrocell
provides eight additional configurations. When creating a
PEEL™ device design, the desired macrocell configuration gen-
erally is specified explicitly in the design file. When the design is
assembled or compiled, the macrocell configuration bits are
defined in the last lines of the JEDEC programming file.
AND/OR LOGIC ARRAY
The programmable AND array of the PEEL™18CV8 (shown in
Figure 4) is formed by input lines intersecting product terms. The
input lines and product terms are used as follows:
Output Type
The signal from the OR array can be fed directly to the output pin
(combinatorial function) or latched in the D-type flip-flop (regis-
tered function). The D-type flip-flop latches data on the rising
edge of the clock and is controlled by the global preset and clear
terms. When the synchronous preset term is satisfied, the Q out-
put of the register will be set HIGH at the next rising edge of the
clock input. Satisfying the asynchronous clear will set Q LOW,
regardless of the clock state. If both terms are satisfied simulta-
neously, the clear will override the preset.
■
36 Input Lines:
- 20 input lines carry the true and complement of the signals
applied to the 10 input pins
- 16 additional lines carry the true and complement values of
feedback or input signals from the 8 I/Os
■
74 product terms:
- 64 product terms (arranged in groups of 8) are used to form
sum of product functions
- 8 output enable terms (one for each I/O)
- 1 global synchronous preset term
- 1 global asynchronous clear term
Output Polarity
Each macrocell can be configured to implement active-high or
active-low logic. Programmable polarity eliminates the need for
external inverters.
At each input-line/product-term intersection, there is an
EEPROM memory cell that determines whether or not there is a
logical connection at that intersection. Each product term is
essentially a 36-input AND gate. A product term that is con-
nected to both the true and complement of an input signal will
always be FALSE and thus will not affect the OR function that it
drives. When all the connections on a product term are opened, a
“don’t care” state exists and that term will always be TRUE.
Output Enable
The output of each I/O macrocell can be enabled or disabled
under the control of its associated programmable output enable
product term. When the logical conditions programmed on the
output enable term are satisfied, the output signal is propagated to
the I/O pin. Otherwise, the output buffer is switched into the
high-impedance state.
When programming the PEEL™18CV8, the device programmer
first performs a bulk erase to remove the previous pattern. The
erase cycle opens every logical connection in the array. The
device is configured to perform the user-defined function by pro-
gramming selected connections in the AND array. (Note that
PEEL™ device programmers automatically program all of the
connections on unused product terms so that they will have no
Under the control of the output enable term, the I/O pin can func-
tion as a dedicated input, a dedicated output, or a bi-directional I/
O. Opening every connection on the output enable term will per-
manently enable the output buffer and yield a dedicated output.
Conversely, if every connection is intact, the enable term will
3 of 10
always be logically false and the I/O will function as a dedicated
input.
Registered Feedback
Feedback also can be taken from the register, regardless of
whether the output function is to be combinatorial or registered.
When implementing a combinatorial output function, registered
feedback allows for the internal latching of states without giving
up the use of the external output.
Input/Feedback Select
The PEEL™18CV8 macrocell also provides control over the
feedback path. The input/feedback signal associated with each I/
O macrocell may be obtained from three different locations; from
the I/O input pin, from the Q output of the flip-flop (registered
feedback), or directly from the OR gate (combinatorial feed-
back).
Design Security
The PEEL™18CV8 provides a special EEPROM security bit that
prevents unauthorized reading or copying of designs pro-
grammed into the device. The security bit is set by the PLD pro-
grammer, either at the conclusion of the programming cycle or as
a separate step, after the device has been programmed. Once the
security bit is set it is impossible to verify (read) or program the
PEEL™ until the entire device has first been erased with the
bulk-erase function.
Bi-directional I/O
The input/feedback signal is taken from the I/O pin when using
the pin as a dedicated input or as a bi-directional I/O. (Note that it
is possible to create a registered output function with a bi-direc-
tional I/O.)
Combinatorial Feedback
Programming Support
The signal-select multiplexer gives the macrocell the ability to
feedback the output of the OR gate, bypassing the output buffer,
regardless of whether the output function is registered or combi-
natorial. This feature allows the creation of asynchronous latches,
even when the output must be disabled. (Refer to configurations
5,6,7 and 8 in Figure 4.)
Anachip’s JEDEC file translator allows easy conversion of exist-
ing 20 pin PLD designs to the PEEL™18CV8, without the need
for redesign. Anachip also offers (for free) its proprietary Win-
PLACE software, an easy-to-use entry level PC-based software
development system.
Programming support includes all the popular third party pro-
grammers: BP Microsystems, System General, Logical Devices,
and numerous others.
Figure 4 Block Diagram of the PEEL™18CV8
I/O Macrocell
4 of 10
Figure 4 Equivalent Circuits for the Twelve Configurations of the PEEL™18CV8 I/O Macrocell
Configuration
Input/Feedback Select
Output Select
#
1
A
1
0
1
0
1
0
1
0
1
0
1
0
B
1
1
0
0
1
1
0
0
1
1
0
0
C
1
1
1
1
1
1
1
1
0
0
0
0
D
1
1
1
1
0
0
0
0
0
0
0
0
Active Low
Active High
Active Low
Active High
Active Low
Active High
Active Low
Active High
Active Low
Active High
Active Low
Active High
Register
Combinatorial
Register
2
Bi-directional I/O
3
4
5
6
Combinatorial Feedback
Register Feedback
7
Combinatorial
Register
8
9
10
11
12
Combinatorial
5 of 10
This device has been designed and tested for the specified operat-
ing ranges. Proper operation outside of these levels is not guaran-
teed. Exposure to absolute maximum ratings may cause
permanent damage.
Absolute Maximum Ratings
Symbol
Parameter
Conditions
Rating
Unit
VCC
Supply Voltage
Relative to Ground
-0.5 to + 6.0
V
2
1
VI, VO
-0.5 to VCC + 0.6
V
Voltage Applied to Any Pin
Output Current
Relative to Ground
Per Pin (IOL, IOH)
IO
±25
-65 to +150
+300
mA
°C
TST
TLT
Storage Temperature
Lead Temperature
Soldering 10 Seconds
°C
Operating Range
Symbol
Parameter
Conditions
Min
Max
Unit
Commercial
Industrial
4.75
4.5
0
5.25
V
Vcc
Supply Voltage
5.5
V
T
Commercial
Industrial
+70
+85
20
°C
°C
ns
ns
ms
A
Ambient Temperature
-40
TR
TF
Clock Rise Time
Clock Fall TIme
See Note 3.
See Note 3.
See Note 3.
20
T
V
Rise Time
CC
250
RVCC
D.C. Electrical Characteristics Over the operating range (Unless otherwise specified)
Symbol
Parameter
Conditions
Min
Max
Unit
VOH
Output HIGH Voltage - TTL
VCC = Min, IOH = -4.0 mA
2.4
V
12
VOHC
VCC = Min, IOH = -10 µA
VCC - 0.3
V
Output HIGH Voltage - CMOS
Output LOW Voltage - TTL
13
VOL
0.5
V
V
VCC = Min, IOL = 16mA/24mA
VCC = Min, IOL = 10 µA
12
VOLC
0.15
Output LOW Voltage - CMOS
Input HIGH level
VIH
VIL
2.0
VCC + 0.3
0.8
V
V
Input LOW Voltage
-0.3
Input, I/O Leakage Current LOW
Input and I/O pull-ups disabled
IIL
IIP
VCC = Max, VIN = GND, I/O = High Z
VCC = Max, VIN = GND, I/O = High Z
-10
µA
µA
Input, I/O Leakage Current LOW
Input and I/O pull-ups enabled
-100
IIH
Input, I/O Leakage Current HIGH
Output Short Circuit Current
VCC = Max, VIN = VCC, I/O = High Z
VCC = 5V, VO = 0.5V, TA = 25°C
0 (Typical)
-30
40
µA
ISC9
-135
mA
-7
90
-10/I-10
-15/I-15
-25/I-25
90/100
45/55
37/50
VIN = 0V or VCC,
f = 25 MHz
ICC10
VCC Current, f=25MHz
mA
4
All Outputs disabled
CIN7
Input Capacitance
Output Capacitance
6
pF
pF
TA = 25°C, VCC = 5.0V
@ f = 1 MHz
COUT7
12
6 of 10
A.C. Electrical Characteristics
Over the operating range 8
-7
-10/I-10
-15/I-15
-25/I-25
Symbol
Parameter
Units
Min Max Min Max Min Max Min Max
5
7.5
7.5
7.5
7
10
10
10
7
15
15
15
12
25
25
25
15
ns
ns
ns
ns
tPD
tOE
Input to non-registered output
5
6
Input to output enable
5
6
tOD
Input to output disable
Clock to Output
tCO1
tCO2
Clock to comb. output delay
via internal registered feedback
10
12
4
25
8
35
15
ns
tCF
tSC
Clock to Feedback
3.5
ns
ns
5
5
0
5
0
5
12
0
20
0
Input or feedback setup to clock
5
tHC
ns
ns
Input hold after clock
8
tCL, tCH
3.5
10
15
Clock low time, clock high time
tCP
Min clock period Ext (tSC + tCO1)
12
12
24
50
35
ns
11
fMAX1
117.6
111
28.5
MHz
Internal feedback (1/tSC+tCF)
11
fMAX2
fMAX3
83.3
142.8
7.5
83.3
100
10
41.6
50
28.5
33.3
25
MHz
MHz
External Feedback (1/tCP)
11
No Feedback (1/tCL+tCH)
tAW
tAP
Asynchronous Reset Pulse Width
15
ns
ns
5
7.5
7.5
10
10
15
15
25
25
Input to Asynchronous Reset
tAR
Asynchronous Reset recovery time
ns
µs
tRESET
Power-on reset time for registers
in clear state
5
5
5
5
Switching Waveforms
Inputs, I/O,
Registered Feedback,
Synchronous Preset
Clock
Asynchronous
Reset
Registered
Outputs
Combinatorial
Outputs
Notes:
8. Test conditions assume: signal transition times of 3ns or less from the 10% and
90% points, timing reference levels of 1.5V (Unless otherwise specified).
9. Test one output at a time for a duration of less than 1 second.
10. ICC for a typical application: This parameter is tested with the device pro-
grammed as an 8-bit Counter.
11. Parameters are not 100% tested. Specifications are based on initial character-
ization and are tested after any design process modification that might affect oper-
ational frequency.
1. Minimum DC input is -0.5V, however, inputs may undershoot to -2.0V for peri-
ods less than 20 ns.
2. VI and VO are not specified for program/verify operation.
3. Test Points for Clock and VCC in tR and tF are referenced at the 10% and 90%
levels.
4. I/O pins are 0V and VCC.
5. “Input” refers to an input pin signal.
6. tOE is measured from input transition to VREF±0.1V, TOD is measured from
input transition to VOH-0.1V or VOL+0.1V; VREF=VL.
7. Capacitances are tested on a sample basis.
12. Available only for 18CV8 -15/I-15/-25/I-25 grades
13. 24mA available for 18CV8-5/-7. All other speeds are 16mA.
7 of 10
PEEL™ Device and Array Test Loads
Standard
Load
5 V
Thevenin
Equivalent
VL
R1
RL
Output
Output
CL
CL
R2
Technology
R1
R2
RL
VL
CL
12
480kΩ
480kΩ
228kΩ
2.375V
33 pF
CMOS
TTL -10/-15/-25
TTL -5/-7
235Ω
159Ω
159Ω
118Ω
95Ω
68Ω
2.02V
33 pF
33 pF
2.129V
Ordering Information
Part Number
Speed
Temperature
Package
PEEL18CV8P-7
7.5 ns
7.5 ns
7.5 ns
Commercial
Commercial
Commercial
Commercial
Industrial
20-pin Plastic 300 mil DIP
20-pin Plastic (J) Leaded Chip Carrier (PLCC)
20-pin SOIC
PEEL18CV8J-7
PEEL18CV8S-7
PEEL18CV8P-10
PEEL18CV8PI-10
PEEL18CV8J-10
PEEL18CV8JI-10
PEEL18CV8S-10
PEEL18CV8SI-10
PEEL18CV8T-10
PEEL18CV8TI-10
PEEL18CV8P-15
PEEL18CV8PI-15
PEEL18CV8J-15
PEEL18CV8JI-15
PEEL18CV8S-15
PEEL18CV8SI-15
PEEL18CV8T-15
PEEL18CV8TI-15
PEEL18CV8P-25
PEEL18CV8PI-25
PEEL18CV8J-25
PEEL18CV8JI-25
PEEL18CV8S-25
PEEL18CV8SI-25
PEEL18CV8T-25
PEEL18CV8TI-25
10 ns
10 ns
10 ns
10 ns
15 ns
15 ns
15 ns
15 ns
25 ns
25 ns
25 ns
25 ns
20-pin Plastic 300 mil DIP
20-pin Plastic (J) Leaded Chip Carrier (PLCC)
20-pin SOIC
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
20-pin TSSOP 170 mil
Commercial
Industrial
20-pin Plastic 300 mil DIP
20-pin Plastic (J) Leaded Chip Carrier (PLCC)
20-pin SOIC
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
20-pin TSSOP 170 mil
Commercial
Industrial
20-pin Plastic 300 mil DIP
20-pin Plastic (J) Leaded Chip Carrier (PLCC)
20-pin SOIC
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
20-pin TSSOP 170 mil
8 of 10
Part Number
Device
Suffix
PEEL™18CV8 PI-25
Speed
PD
PD
–7 = 7.5ns t
Package
P = 20-pin Plastic 300mil DIP
J = 20-pin Plastic (J) Leaded Chip Carrier (PLCC)
S = 20-pin SOIC 300 mil Gullwing
T = 20-pin TSSOP 170 mil
–10 = 10ns t
–15 = 15ns t
–25 = 25ns t
PD
PD
Temperature Range
(Blank) = Commercial 0 to +70°C
I = Industrial-40 to +85 °C
9 of 10
10 of 10
相关型号：
©2020 ICPDF网 联系我们和版权申明