APX6219KI-TR [ANPEC]
PWM Stepper Motor Driver; PWM步进电机驱动器
| 型号： | APX6219KI-TR |
| 厂家： | 
ANPEC ELECTRONICS COROPRATION |
| 描述： | PWM Stepper Motor Driver |
| 文件： | 总15页 (文件大小：342K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
APX6219
PWM Stepper Motor Driver
Features
General Description
•
•
Able to Drive Both Windings of Bipolar Stepper The APX6219 is designed to drive both winding of a
Motor
two-phase bipolar stepper motor or bidirectionally
control 2 DC motors. APX6219 includes two H-
bridges capable of continuous output current of ±750
mA with peak start up to 1A and operating voltages
up to 28V. Motor winding current can be controlled
by the internal fixed-frequency, pulse-width modulated
(PWM), current-control circuitry. Wide range current
control is controlled by means of two logic inputs with
a external reference voltage for each bridge. The peak
load current limit is set by the user’s selection of a
reference voltage and current-sensing resistor. Two
logic-level select output current limits of 0%,33%,
67%, or 100% of the maximum level. A phase input
to each bridge determines load current direction. A
thermal shutdown protection circuit disables the out-
puts if the chip temperature over the safe operation
limit. The APX6219 come in SOP-24 package.
Up to 750 mA Continuous Output Current for
Each Winding
•
•
Up to 28V Output Sustaining Voltage
Internal PWM Current Control
•
•
•
•
Built-in Protection Diode
Low Output Saturation Voltage
Internal Thermal Shutdown
Lead Free Available (RoHS Compliant)
Applications
•
•
•
Scanner
Stepping Motor Control
Thermal Printer
Pin Configuration
OUT1A
1
2
24
23
22
21
20
19
18
17
16
15
14
13
VBB(LOAD SUPPLY)
SENSE1
OUT2A
SENSE2
COMP.INPUT1
OUT1B
3
COMP.INPUT2
4
OUT2B
GND
5
l01
6
GND
GND
7
GND
8
l02
I12
l11
9
PHASE1
PHASE2
VREF2
RC2
VREF1
10
11
12
RC1
VCC(LOGIC SUPPLY)
SOP-24 (Top View)
ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise
customers to obtain the latest version of relevant information to verify before placing orders.
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
1
www.anpec.com.tw
APX6219
Ordering and Marking Information
P ackage C ode
A P X 6219
K : S O P - 24
Tem p. R ange
Lead Free C ode
H andling C ode
°
°
C
I : -40 C to 85
H andling C ode
TU : Tube
TR : Tape & R eel
Tem p. R ange
Lead Free C ode
L : Lead Free
P a c k a g e C o d e
B lank : O riginal D evice
A P X6219
X X X X X
A P X6219 K :
X X X X X - D a te C o d e
Notes: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte in plate termi-
nation finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldiering operations.
ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classifica-
tion at lead-free peak reflow temperature.
Pin Description
PIN
I/O
O
Description
NO.
Name
H- bridge Output connection. The output stage is a “H” bridge formed by four
transistors and four-protection diode for switching applications.
Connection to lower emitters of output stage for insertion of current sensor
resistor to check the peak value of output current
1,2
OUTPUT A
Sense
Resistor
3,23
4,22
O
The voltage across the sense resistor is feedback to this input through the
low pass filter RC CC. The higher power transistors are disabled when the
sense voltage exceeds the reference voltage of selected comparator. The
current decays for a time set by RT CT when this happen
See pins 1,2
Comparator
Input
I
5,21
6,7,18,19
OUTPUT B
Ground
O
Ground connection
These pins are logic inputs which select the outputs of the comparators to set
the output current level. Current also depends on the sensing resistor and
reference voltage.
I0
H
L
H
L
I1
H
H
L
Current level
8,9
I02/I12
I
No current
Low current 1/3 IO max
Medium current 2/3 IO max
Maximum current IO max
L
20,17
10,16
I01/I11
I
I
See pins 8,9; current level control for channel2
This TTL-compatible logic input sets the current flow direction through load.
A schmitt trigger with this input provides the noise immunity and a delay
circuit prevents output stage short circuits during switching
A voltage apply this pin sets the input of a comparator to control the output
current
PHASE
Reference
Voltage
RTCT
11,15
I
12,14
13
O
A RTCT connection to this pin sets the off time of higher power transistor
Logic supply voltage
VCC
24
VBB
Load supply voltage
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
2
www.anpec.com.tw
APX6219
Block Diagram
¡)
(13)
(22)
(24)
COMPARATOR
INPUT1
(14)
LOAD
LOGIC
RC1
SUPPLY
SUPPLY
(1) OUT1A
WINDING1
(20) I01
¡] ¡^
17 I11
LOGIC
SURRENT
SELECT
POWER
BRIDGE
1
(16) PHASE1
(21) OUT1B
(15) VREF1
(11) VREF2
THERMAL
SHUTDOWN
(2) OUT2A
LOGIC
SURRENT
SELECT
POWER
BRIDGE
2
(8) I02
(9) I12
(10) PHASE2
WINDING2
(5) OUT2B
(6,7,18,19)
GND
(12)
(3)
(4)
(23)
RC2
SENSE1
RSENSE1
SENSE2
RSENSE2
COMPARATOR
INPUT2
Absolute Maximum Ratings
Symbol
VBB
IO
Parameter
Rating
Unit
V
A
mA
V
Load Supply Voltage
Output Current (Peak)
30
±1
±750
7
IO
VCC
Output Current (Continuous)
Logic Supply Voltage
-0.3 to
VCC+0.3
1.5
VIN
Logic Input Voltage
V
V
VSENSE Driver Output Sense Voltage
Thermal Resistance – Junction to Ambient*
RTH,JA
°C/W
SOP-24
75
Thermal Resistance – Junction to Case
RTH,JC
PD
°C/W
SOP-24
15
Internally
Limited
Power Dissipation
W
TJ
TOP
TSTG
TL
Junction Temperature
0 to 150
0 to 70
-65 to +150
260
C
°
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 second)
°C
°C
°C
(*) With minimized copper area.
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
3
www.anpec.com.tw
APX6219
Electrical Characteristics
Unless otherwise noted these specifications apply over full temperature, VBB=28V, VCC=4.75 to 5.25V, VREF=5V,
TJ=0 to 125°C . Typical values refer to TJ=25°C .
APX6219
Min. Typ. Max.
Symbol
Parameter
Test Conditions
Unit
Output drivers (OUTA or OUTB)
VBB
Motor Supply Voltage
10
28
50
-50
0.7
1.1
1.4
1.7
50
2
V
VOUT=VBB
VOUT=0
<1
<-1
0.4
0.8
1.1
1.4
<1
1.6
1.6
14
ILEAK
Output Leakage Current
µA
Sink driver, IOUT=+500mA
Sink driver, IOUT=+750mA
Source driver, IOUT=-500mA
Source driver, IOUT=-750mA
VR=28V
VCE(sat) Output Saturation Voltage
V
IR
Clamp Diode Leakage Current
Clamp Diode Forward Voltage
µA
Sink diode
VF
V
Source diode IF=750mA
Both bridges ON, no load
Both bridges OFF
2
25
10
IBB(on) Driver Supply Current
IBB(off) Driver Supply Current
Control logic
mA
mA
2
VIH
VIL
IIH
IIL
VREF
Voltage Input
Voltage Input
Input Current
Input Current
Reference Voltage
All inputs
All inputs
VIN=2.4V
VIN=0.8V
2.4
1.5
V
V
µA
µA
V
0.8
20
-50
7.5
57
<1
-5
ICC (on) Logic Supply Current
ICC (off) Logic Supply Current
I0=I1=0.8V, no load
I0=I1=2.4V, no load
I0=I1=0.8V
I0=2.4V,I1=0.8V
I0=0.8V,I1=2.4V
RT=56KΩ, CT=820pF
47
8
mA
mA
14
9.5
13.5
25.5
10
15
30
45
2
10.5
16.5
34.5
Current Limit Threshold (at trip
SENSE point)
VREF/V
TOFF
TD
Cutoff Time
Turn off Delay
µs
µs
Protection
Over Temperature Shutdown
Over Temperature Shutdown
Hystersis
150
20
°C
°C
OTS
Hystersis
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
4
www.anpec.com.tw
APX6219
PWM Output Current Waveform
VPHASE
+
0
IOUT
-
ITRIP=VREF/10 RS
ITRIP
toff
td
Load Current Paths
V
BB
motor
Bridge on
Source off
All off
Rs
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
5
www.anpec.com.tw
APX6219
Principle Operating Sequence
Stand-by
Half-step motor drive
Full-step motor drive
2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
1
I01
I11
x
x
Phase1
Phase2
x
x
I02
I12
Motor1 Current
500mA
333 mA
-167 mA
-500mA
-333 mA
Motor2 current
500mA
333 mA
167 mA
-333 mA
-500mA
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
6
www.anpec.com.tw
APX6219
PWM Current-Control Circuitry
BB
V
24
motor
OU TA
OU TB
RE F
V
15
Sense
23
20k
Ω
Source
D isable
-
÷
10
One
shot
C OMP IN
22
C M P
+
Ω
Ω
40k
10k
14
RC
C
R
s
R
20
17
C
C
I0
I1
Ω
1
T
C
T
R
820pf
56k
Ω
Phase
OU TA
OU TB
True Table
H
L
H
L
L
H
Typical Application Circuit
STEPPER
M O TO R
VBB
1
2
24
R T =56K Ω , C T =820p F
C =1K Ω , C C =820p F
R S =1Ω
RS
+
R
100µ F
23
22
21
20
19
18
17
16
15
14
13
0.1µ F
R S
R C
3
R C
CC
4
C C
5
6
7
Fom µ P
8
Fom µ P
9
10
11
12
VR EF1
0.1 µ F
VR EF2
R T
C T
VCC
R T
C T
0.1 µ F
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
7
www.anpec.com.tw
APX6219
Typical Characteristics
All Bridge Enable
All Bridge Disable
I0
I1
I0
I1
IL(0~300mA)
IL(0~300mA)
VOUT1A(1V/div)
VOUT1A(1V/div)
Time ( 0.1ms/div)
Time ( 0.1ms/div)
I0, I1 Threshold Voltage
PHASE Pin Threshold Voltage
2.5
1.8
1.6
1.4
1.2
1
VPHASE+
2
IIO=0µA
VBB=12V
VPHASE-
1.5
1
IPHASE+=IPHASE-=0µA
VBB=12V
0.8
0.6
0.4
0.2
0
0.5
0
4
4.5
5
5.5
6
4
4.5
5
5.5
6
VCC (V)
VCC (V)
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
8
www.anpec.com.tw
APX6219
Typical Characteristics
Output Saturation Voltage
RTCT vs. Cut Off Time
900
110
100
90
80
70
60
50
40
30
20
800
700
Sink
Source
600
500
400
300
200
100
0
820pF
1000pF
CT=470pF
VCC=5V
VBB=12V
0
10 20 30 40 50 60 70 80 90 100
0
0.25
0.5
0.75
1
1.25
1.5
1.75
VCE (V)
Cut Off Time(µs)
Operating Waveform1
OperatingWaveform2
RT=56kΩ,CT=820pF,
RC=1kΩ,CC=820pF
VPHASE1(5V/div)
IL(500mA~-500mA)
VOUT1A(10V/div)
RT=56kΩ,CT=820pF,
RC=1kΩ,CC=820pF
IL(300mA~-300mA)
VCOMP INPUT1
VRC1(1.6V~4.2V)
VOUT1A(10A/div)
VOUT1B(10V/div)
Time (1ms/div)
Time (0.1ms/div)
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
9
www.anpec.com.tw
APX6219
Typical Characteristics
Half Stage Operation
VOUT1A(10V/div)
VOUT1B(10V/div)
IL(300mA~-300mA)
VRC1(1.6V~4.2V)
Time (5ms/div)
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
10
www.anpec.com.tw
APX6219
Application Information
Logic Control Of Output Current
PWM Current Control
Two logic level inputs (l0 and I1) allow digital selection
of the motor winding current at 100%, 67%, 33%, or
0% of the maximum level per the table. The 0% out-
put current condition turns off all drivers in the bridge
and can be used as an OUTPUT Disable/Enable
function.
The APX6219 dual bridge is designed to drive both
windings of a bipolar stepper motor. Output current is
sensed and controlled independently in each bridge
by an external sense resistor (RS), internal comparator,
and monostable multivibrator. When the bridge is
turned on, current increases in the motor winding and
it is sensed by the external sense resistor until the
sense voltage (VCOMPIN) reaches the level set at the
comparator’s input:
During half-step operations, the l0 and l1 allow the µP
to control the motor at a constant torque between all
positions in an eight-step sequence. This is accom-
plished by digitally selecting 67% drive current when
two phases are on. When all drivers are turn off will
make rapid current decay when phases be changed.
This helps to ensure proper motor operation at high
step rates.
ITRIP = VREF/10 RS
The comparator then triggers the monostable which
turns off the source driver of the bridge. The actual
load current peak will be slightly higher than the trip
point (especially for low-inductance loads) because of
the internal logic and switching delays. This delay (TD)
is typically 2µs. After turn-off, the motor current
decays, going through the ground-clamp diode and
sink transistor (source off). The source driver’s off time
is determined by the external RC timing components,
where TOFF = RTCT within the range of 30kΩ to 100kΩ
and 470pF to 1000pF.When VRC drop to certain
voltage, the source driver will be re-enabled automati-
cally (bridge on), the winding current is again limited
at the desired level.
The logic control inputs can also be used to select a
reduced current level (and reduced power dissipation)
for ‘hold’conditions and/or increased current (and avail-
able torque) for start-up conditions.
General
The PHASE input to each bridge determines the di-
rection motor winding current flows. An internally gen-
erated deadtime (approximately 2µs) prevents shoot
through that can occur when switching the PHASE
input. Thermal protection circuitry turns off all drivers
when the junction temperature reaches +150°C. It is
only intended to protect the device from failures due
to excessive junction temperature and should not im-
ply that output short circuits are permitted. The out-
put drivers are re-enabled when the junction tempera-
ture cools to +130°C.
Loads with high VBB, low L , high-frequency and low
current will may result in high turn-on current peaks.
This peak (appearing across RS) will attempt to trip
the comparator, resulting in erroneous current control
or high-frequency oscillations. An external RCCC time
delay should be used to form low pass filter to reduce
noise to avoid the comparator’s fault operation. The
locations of RC, CC, RC components should be as close
The APX6219 output drivers are optimized for low out-
put saturation, less than 2V (source plus sink) at load-
ing 500mA.Under normal operating conditions, this
allows continuous operation of both bridges simulta-
neously at 750mA (such as Typical Application).
11 www.anpec.com.tw
to the APX6219 as possible.
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
APX6219
Package Information
SO – 300mil ( Reference JEDEC Registration MS-013)
D
N
GAUGE
PLANE
H
E
1
2
3
A
L
1
A1
B
e
Millimeters
Variations- D
Min.
Inches
Min.
Variations- D
Dim
Dim
Min.
Max.
Variations
SO-16
SO-18
SO-20
SO-24
SO-28
SO-14
Max.
Max.
0.1043
0.0120
0.020
Variations
Min.
0.398
0.447
0.496
0.599
0.697
0.347
Max.
0.413
0.463
0.512
0.614
0.713
0.362
2.65
0.30
0.51
10.10
11.35
12.60
15.20
17.70
8.80
10.50
A
A1
B
2.35
0.10
A
A1
B
0.093
0.004
0.013
SO-16
SO-18
SO-20
SO-24
SO-28
SO-14
11.76
13
0.33
15.60
18.11
9.20
D
E
See variations
D
E
See variations
0.2914 0.2992
0.050BSC
7.40
7.60
e
1.27BSC
e
10
10.65
1.27
H
L
H
L
0.394
0.016
0.419
0.050
0.40
N
See variations
N
See variations
1
0
°
8
°
1
0
°
8
°
φ
φ
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
12
www.anpec.com.tw
APX6219
Physical Specifications
Terminal Material
Lead Solderability
Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb), 100%Sn
Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.
Reflow Condition (IR/Convection or VPR Reflow)
tp
TP
Critical Zone
TL to TP
Ramp-up
TL
tL
Tsmax
Tsmin
Ramp-down
ts
Preheat
25
°
t 25 C to Peak
Tim e
Classificatin Reflow Profiles
Profile Feature
Average ramp-up rate
(TL to TP)
Sn-Pb Eutectic Assembly
Pb-Free Assembly
3°C/second max.
3°C/second max.
Preheat
100°C
150°C
60-120 seconds
150°C
200°C
60-180 seconds
- Temperature Min (Tsmin)
- Temperature Max (Tsmax)
- Time (min to max) (ts)
Time maintained above:
- Temperature (TL)
183°C
60-150 seconds
217°C
60-150 seconds
- Time (tL)
Peak/Classificatioon Temperature (Tp)
See table 1
See table 2
Time within 5°C of actual
Peak Temperature (tp)
10-30 seconds
20-40 seconds
Ramp-down Rate
6°C/second max.
6°C/second max.
6 minutes max.
8 minutes max.
Time 25°C to Peak Temperature
Notes: All temperatures refer to topside of the package .Measured on the body surface.
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
13
www.anpec.com.tw
APX6219
Classificatin Reflow Profiles(Cont.)
Table 1. SnPb Entectic Process – Package Peak Reflow Temperatures
Package Thickness
Volume mm3
<350
Volume mm3
≥350
<2.5 mm
≥2.5 mm
240 +0/-5°C
225 +0/-5°C
225 +0/-5°C
225 +0/-5°C
Table 2. Pb-free Process – Package Classification Reflow Temperatures
Package Thickness
Volume mm3
<350
Volume mm3
350-2000
Volume mm3
>2000
<1.6 mm
1.6 mm – 2.5 mm
≥2.5 mm
260 +0°C*
260 +0°C*
250 +0°C*
260 +0°C*
250 +0°C*
245 +0°C*
260 +0°C*
245 +0°C*
245 +0°C*
*Tolerance: The device manufacturer/supplier shall assure process compatibility up to and
including the stated classification temperature (this means Peak reflow temperature +0°C.
For example 260°C+0°C) at the rated MSL level.
Reliability test program
Test item
SOLDERABILITY
HOLT
PCT
TST
Method
MIL-STD-883D-2003
MIL-STD-883D-1005.7
JESD-22-B, A102
MIL-STD-883D-1011.9
MIL-STD-883D-3015.7
JESD 78
Description
245 C , 5 SEC
°
1000 Hrs Bias @ 125 C
°
168 Hrs, 100 % RH , 121 C
°
-65 C ~ 150 C, 200 Cycles
VHBM > 2KV, VMM > 200V
10ms , Itr > 100mA
°
°
ESD
Latch-Up
Carrier Tape
t
D
P
Po
E
F
P1
Bo
W
Ko
Ao
D1
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
14
www.anpec.com.tw
APX6219
Carrier Tape(Cont.)
T2
J
C
A
B
T1
Application
SOP- 24
A
B
C
J
T1
T2
W
P
E
12.75
±
330 1 62 1.5
2
0.6 24.4 0.2 2 0.2 24 0.3 12 0.1 .75 0.1
±
±
±
±
±
±
±
±
0.15
F
D
D1
Po
P1
Ao
Bo
Ko
t
11.5 0.1 1.55 +0.1 1.5+ 0.25 4.0 0.1 2.0 0.1 10.9 0.1 15.9 0.1 3.1 0.1 .35 0.05
±
±
±
±
±
±
±
(mm)
Cover Tape Dimensions
Application
SOP- 24
Carrier Width
24
Cover Tape Width
Devices Per Reel
21.3
1000
Customer Service
Anpec Electronics Corp.
Head Office :
5F, No. 2 Li-Hsin Road, SBIP,
Hsin-Chu, Taiwan, R.O.C.
Tel : 886-3-5642000
Fax : 886-3-5642050
Taipei Branch :
7F, No. 137, Lane 235, Pac Chiao Rd.,
Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.
Tel : 886-2-89191368
Fax : 886-2-89191369
Copyright ANPEC Electronics Corp.
Rev. A.4 - Apr., 2005
15
www.anpec.com.tw
相关型号：
©2020 ICPDF网 联系我们和版权申明