AT24C04A-10TU-2.7 [ATMEL]

EEPROM, 512X8, Serial, CMOS, PDSO8, 4.40 MM, GREEN, PLASTIC, MO-153AA, TSSOP-8;
AT24C04A-10TU-2.7
型号: AT24C04A-10TU-2.7
厂家: ATMEL    ATMEL
描述:

EEPROM, 512X8, Serial, CMOS, PDSO8, 4.40 MM, GREEN, PLASTIC, MO-153AA, TSSOP-8

可编程只读存储器 电动程控只读存储器 电可擦编程只读存储器 时钟 ATM 异步传输模式 光电二极管 内存集成电路
文件: 总20页 (文件大小:558K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Features  
Write Protect Pin for Hardware Data Protection  
– Utilizes Different Array Protection Compared to the AT24C02/04  
Low-voltage and Standard-voltage Operation  
– 2.7 (VCC = 2.7V to 5.5V)  
– 1.8 (VCC = 1.8V to 5.5V)  
Internally Organized 256 x 8 (2K), 512 x 8 (4K)  
Two-wire Serial Interface  
Schmitt Trigger, Filtered Inputs for Noise Suppression  
Bidirectional Data Transfer Protocol  
100 kHz (1.8V) and 400 kHz (2.5V, 2.7V, 5V) Clock Rate  
8-byte Page (2K), 16-byte Page (4K) Write Modes  
Partial Page Writes Allowed  
Self-timed Write Cycle (5 ms Max)  
High Reliability  
Two-wire Serial  
EEPROM  
2K (256 x 8)  
– Endurance: One Million Write Cycles  
– Data Retention: 100 Years  
Automotive Grade, Extended Temperature and Lead-Free/Halogen-Free Devices  
Available  
4K (512 x 8)  
8-lead PDIP, 8-lead JEDEC SOIC, 8-lead MAP, 8-lead TSSOP and 8-ball dBGA2 Packages  
Die Sales: Wafer Form, Waffle Pack, and Bumped Wafers.  
AT24C02A  
AT24C04A  
Description  
The AT24C02A/04A provides 2048/4096 bits of serial electrically erasable and program-  
mable read-only memory (EEPROM) organized as 256/512 words of 8 bits each. The  
device is optimized for use in many industrial and commercial applications where low-  
power and low-voltage operation are essential. The AT24C02A/04A is available in  
space-saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead MAP and 8-lead TSSOP pack-  
ages and is accessed via a two-wire serial interface. In addition, the entire family is  
available in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V) versions.  
Table 1. Pin Configuration  
8-lead PDIP  
8-lead TSSOP  
Pin Name  
A0–A2  
SDA  
Function  
A0  
A1  
1
2
3
4
8
7
6
5
VCC  
WP  
Address Inputs  
Serial Data  
A0  
A1  
1
2
3
4
8
7
6
5
VCC  
WP  
A2  
SCL  
SDA  
A2  
SCL  
SDA  
GND  
GND  
SCL  
Serial Clock Input  
Write Protect  
No-connect  
8-lead SOIC  
8-lead MAP  
WP  
VCC  
WP  
8
7
6
5
1
2
3
4
A0  
A0  
A1  
A2  
1
2
3
4
8
7
6
5
VCC  
NC  
A1  
WP  
SCL  
SDA  
A2  
SCL  
SDA  
GND  
GND  
Bottom View  
8-ball dBGA2  
VCC  
WP  
8
7
6
5
1
2
3
4
A0  
A1  
SCL  
SDA  
A2  
GND  
Bottom View  
Rev. 0976Q–SEEPR–8/05  
Absolute Maximum Ratings*  
*NOTICE:  
Stresses beyond those listed under “Absolute  
Maximum Ratings” may cause permanent dam-  
age to the device. This is a stress rating only and  
functional operation of the device at these or any  
other conditions beyond those indicated in the  
operational sections of this specification is not  
implied. Exposure to absolute maximum rating  
conditions for extended periods may affect device  
reliability.  
Operating Temperature........................................−40°C to +85°C  
Storage Temperature .........................................−65°C to +150°C  
Voltage on Any Pin  
with Respect to Ground........................................ −1.0V to +7.0V  
Maximum Operating Voltage .......................................... 6.25V  
DC Output Current........................................................ 5.0 mA  
Figure 1. Block Diagram  
START  
STOP  
LOGIC  
Pin Description  
SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each  
EEPROM device and negative edge clock data out of each device.  
SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is  
open-drain driven and may be wire-ORed with any number of other open-drain or open  
collector devices.  
DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device  
address inputs that must be hardwired for the AT24C02A. As many as eight 2K devices  
may be addressed on a single bus system. (Device addressing is discussed in detail  
under Device Addressing, page 8).  
2
AT24C02A/04A  
0976Q–SEEPR–8/05  
AT24C02A/04A  
The AT24C04A uses the A2 and A1 inputs for hardwire addressing, and a total of four  
4K devices may be addressed on a single bus system. The A0 pin is a no-connect.  
WRITE PROTECT (WP): The AT24C02A/04A have a WP pin that provides hardware  
data protection. The WP pin allows normal read/write operations when connected to  
ground (GND). When the WP pin is connected to VCC, the write protection feature is  
enabled and operates as shown.  
Table 2. Write Protect  
Part of the Array Protected  
WP Pin Status  
At VCC  
24C02A  
24C04A  
Upper Half (1K) Array  
Upper Half (2K) Array  
At GND  
Normal Read/Write Operations  
Memory Organization AT24C02A, 2K SERIAL EEPROM: The 2K is internally organized with 32 pages of 8  
bytes each. Random word addressing requires an 8-bit data word address.  
AT24C04A, 4K SERIAL EEPROM: The 4K is internally organized with 32 pages of 16  
bytes each. Random word addressing requires a 9-bit data word address.  
Table 3. Pin Capacitance(1)  
Applicable over recommended operating range from TAI = 25°C, f = 1.0 MHz, VCC = +1.8V  
Symbol  
CI/O  
Test Condition  
Max  
8
Units  
pF  
Conditions  
VI/O = 0V  
VIN = 0V  
Input/Output Capacitance (SDA)  
Input Capacitance (A0, A1, A2, SCL)  
CIN  
6
pF  
Note:  
1. This parameter is characterized and is not 100% tested.  
3
0976Q–SEEPR–8/05  
Table 4. DC Characteristics  
Applicable over recommended operating range from: TAI = 40°C to +85°C, VCC = +1.8V to +5.5V (unless otherwise noted)  
Symbol  
VCC1  
VCC2  
VCC3  
VCC4  
ICC  
Parameter  
Test Condition  
Min  
1.8  
2.5  
2.7  
4.5  
Typ  
Max  
5.5  
Units  
V
Supply Voltage  
Supply Voltage  
5.5  
V
Supply Voltage  
5.5  
V
Supply Voltage  
5.5  
V
Supply Current VCC = 5.0V  
Supply Current VCC = 5.0V  
Standby Current VCC = 1.8V  
Standby Current VCC = 2.5V  
Standby Current VCC = 2.7V  
Standby Current VCC = 5.0V  
Input Leakage Current  
Output Leakage Current  
Input Low Level (1)  
READ at 100 kHz  
WRITE at 100 kHz  
VIN = VCC or VSS  
VIN = VCC or VSS  
VIN = VCC or VSS  
VIN = VCC or VSS  
VIN = VCC or VSS  
VOUT = VCC or VSS  
0.4  
2.0  
1.0  
mA  
mA  
µA  
µA  
µA  
µA  
µA  
µA  
V
ICC  
3.0  
ISB1  
ISB2  
ISB3  
ISB4  
ILI  
0.6  
3.0  
1.4  
4.0  
1.6  
4.0  
8.0  
18.0  
3.0  
0.10  
0.05  
ILO  
3.0  
VIL  
0.6  
VCC x 0.3  
VCC + 0.5  
0.4  
VIH  
Input High Level (1)  
VCC x 0.7  
V
VOL2  
VOL1  
Output Low Level VCC = 3.0V  
Output Low Level VCC = 1.8V  
IOL = 2.1 mA  
V
IOL = 0.15 mA  
0.2  
V
Note:  
1. VIL min and VIH max are reference only and are not tested.  
4
AT24C02A/04A  
0976Q–SEEPR–8/05  
AT24C02A/04A  
Table 5. AC Characteristics  
Applicable over recommended operating range from TAI = 40°C to +85°C, VCC = +1.8V to +5.5V, CL = 1 TTL Gate and 100  
pF (unless otherwise noted)  
1.8-volt  
2.5, 2.7, 5.0-volt  
Symbol  
fSCL  
tLOW  
tHIGH  
tI  
Parameter  
Min  
Max  
Min  
Max  
Units  
kHz  
µs  
Clock Frequency, SCL  
Clock Pulse Width Low  
Clock Pulse Width High  
Noise Suppression Time(2)  
Clock Low to Data Out Valid  
100  
400  
4.7  
4.0  
1.2  
0.6  
µs  
100  
4.5  
50  
ns  
tAA  
0.1  
4.7  
0.1  
1.2  
0.9  
µs  
Time the bus must be free before  
a new transmission can start(1)  
tBUF  
µs  
tHD.STA  
tSU.STA  
tHD.DAT  
tSU.DAT  
tR  
Start Hold Time  
4.0  
4.7  
0
0.6  
0.6  
0
µs  
Start Set-up Time  
Data In Hold Time  
Data In Set-up Time  
Inputs Rise Time(1)  
Inputs Fall Time(1)  
Stop Set-up Time  
Data Out Hold Time  
Write Cycle Time  
µs  
µs  
200  
100  
ns  
1.0  
0.3  
µs  
tF  
300  
300  
ns  
tSU.STO  
tDH  
4.7  
0.6  
50  
µs  
ns  
100  
tWR  
5
5
ms  
Endurance(1) 5.0V, 25°C, Page Mode  
1M  
1M  
Write Cycles  
Note:  
1. This parameter is characterized and is not 100% tested.  
5
0976Q–SEEPR–8/05  
Device Operation  
CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an exter-  
nal device. Data on the SDA pin may change only during SCL low time periods (see  
Figure 2). Data changes during SCL high periods will indicate a start or stop condition as  
defined below.  
Figure 2. Data Validity  
START CONDITION: A high-to-low transition of SDA with SCL high is a start condition  
that must precede any other command (see Figure 3).  
Figure 3. Start and Stop Definition  
STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition.  
After a read sequence, the stop command will place the EEPROM in a standby power  
mode (see Figure 3).  
ACKNOWLEDGE: All addresses and data words are serially transmitted to and from  
the EEPROM in 8-bit words.. The EEPROM sends a “0” to acknowledge that it has  
received each word. This happens during the ninth clock cycle.  
STANDBY MODE: The AT24C02A/04A/08A/16A features a low-power standby mode  
that is enabled: (a) upon power-up and (b) after the receipt of the Stop bit and the com-  
pletion of any internal operations.  
MEMORY RESET: After an interruption in protocol, power loss or system reset, any  
two-wire part can be reset by following these steps:  
1. Clock up to 9 cycles  
2. Look for SDA high in each cycle while SCL is high  
3. Create a start condition as SDA is high.  
6
AT24C02A/04A  
0976Q–SEEPR–8/05  
AT24C02A/04A  
Figure 4. Bus Timing  
Figure 5. Write Cycle Timing  
SCL  
ACK  
SDA  
8th BIT  
WORDn  
(1)  
t
wr  
START  
STOP  
CONDITION  
CONDITION  
Notes: 1. The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.  
Figure 6. Output Acknowledge  
7
0976Q–SEEPR–8/05  
Device Addressing  
The 2K and 4K EEPROM devices require an 8-bit device address word following a start  
condition to enable the chip for a read or write operation, as shown in Figure 7.  
Figure 7. Device Address  
A
A
A
A
A
R/W  
LSB  
2K  
4K  
1
0
0
1
1
0
0
0
2
2
1
1
MSB  
R/W  
1
P0  
The device address word consists of a mandatory “1”, “0” sequence for the first four  
most significant bits as shown. This is common to all the EEPROM devices.  
The next three bits are the A2, A1 and A0 device address bits for the 2K EEPROM.  
These three bits must compare to their corresponding hardwired input pins.  
The 4K EEPROM only uses the A2 and A1 device address bits with the third bit being a  
memory page address bit. The two device address bits must compare to their corre-  
sponding hardwired input pins. The A0 pin is no-connect.  
The eighth bit of the device address is the read/write operation select bit. A read opera-  
tion is initiated if this bit is high, and a write operation is initiated if this bit is low.  
Upon a compare of the device address, the EEPROM will output a “0”. If a compare is  
not made, the chip will return to a standby state.  
Write Operations  
BYTE WRITE: A write operation requires an 8-bit data word address following the  
device address word and acknowledgement. Upon receipt of this address, the EEPROM  
will again respond with a “0” and then clock in the first 8-bit data word. Following receipt  
of the 8-bit data word, the EEPROM will output a “0” and the addressing device, such as  
a microcontroller, must terminate the write sequence with a stop condition. At this time,  
the EEPROM enters an internally-timed write cycle, tWR, to the nonvolatile memory. All  
inputs are disabled during this write cycle, and the EEPROM will not respond until the  
write is complete, see Figure 8 on page 8.  
Figure 8. Byte Write  
S
T
A
R
T
W
R
I
S
T
T
E
O
P
DEVICE  
ADDRESS  
WORD ADDRESS  
DATA  
SDA LINE  
M
S
B
L R A M  
L
A
A
C
K
/
S
C S  
S C  
W
B
K B  
B K  
PAGE WRITE: The 2K EEPROM is capable of an 8-byte page write, and the 4K device  
is capable of 16-byte page writes.  
8
AT24C02A/04A  
0976Q–SEEPR–8/05  
AT24C02A/04A  
A page write is initiated the same as a byte write, but the microcontroller does not send  
a stop condition after the first data word is clocked in. Instead, after the EEPROM  
acknowledges receipt of the first data word, the microcontroller can transmit up to seven  
(2K) or fifteen (4K) more data words. The EEPROM will respond with a “0” after each  
data word received. The microcontroller must terminate the page write sequence with a  
stop condition, see Figure 9.  
Figure 9. Page Write  
S
T
W
R
I
S
T
A
R
T
E
O
P
DEVICE  
ADDRESS  
T
WORD ADDRESS (n)  
DATA (n)  
DATA (n + 1)  
DATA (n + x)  
SDA LINE  
M
S
B
L R A  
A
C
K
A
C
K
A
C
K
A
C
K
/
S
C
B W K  
The data word address lower three (2K) or four (4K) bits are internally incremented fol-  
lowing the receipt of each data word. The higher data word address bits are not  
incremented, retaining the memory page row location. When the word address, inter-  
nally generated, reaches the page boundary, the following byte is placed at the  
beginning of the same page. If more than eight (2K) or sixteen (4K) data words are  
transmitted to the EEPROM, the data word address will “roll over” and previous data will  
be overwritten.  
ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the  
EEPROM inputs are disabled, acknowledge polling can be initiated. This involves send-  
ing a start condition followed by the device address word. The read/write bit is  
representative of the operation desired. Only if the internal write cycle has completed  
will the EEPROM respond with a “0” allowing the read or write sequence to continue.  
9
0976Q–SEEPR–8/05  
Read Operations  
Read operations are initiated the same way as write operations with the exception that  
the read/write select bit in the device address word is set to “1”. There are three read  
operations: current address read, random address read and sequential read.  
CURRENT ADDRESS READ: The internal data word address counter maintains the  
last address accessed during the last read or write operation, incremented by one. This  
address stays valid between operations as long as the chip power is maintained. The  
address “roll over” during read is from the last byte of the last memory page to the first  
byte of the first page. The address “roll over” during write is from the last byte of the cur-  
rent page to the first byte of the same page.  
Once the device address with the read/write select bit set to “1” is clocked in and  
acknowledged by the EEPROM, the current address data word is serially clocked out.  
The microcontroller does not respond with an input “0” but does generate a following  
stop condition, see Figure 10.  
Figure 10. Current Address Read  
S
T
A
R
T
R
E
A
D
S
T
O
P
DEVICE  
ADDRESS  
SDA LINE  
M
S
B
L R A  
DATA  
N
O
/
S
C
K
B
W
A
C
K
RANDOM READ: A random read requires a “dummy” byte write sequence to load in the  
data word address. Once the device address word and data word address are clocked  
in and acknowledged by the EEPROM, the microcontroller must generate another start  
condition. The microcontroller now initiates a current address read by sending a device  
address with the read/write select bit high. The EEPROM acknowledges the device  
address and serially clocks out the data word. The microcontroller does not respond  
with a “0” but does generate a following stop condition, see Figure 11.  
Figure 11. Random Read  
S
T
A
R
T
W
R
I
S
T
A
R
T
R
E
A
D
S
T
DEVICE  
ADDRESS  
T
E
O
P
DEVICE  
ADDRESS  
WORD  
ADDRESS n  
SDA LINE  
M
S
B
L R  
A
C
K
L
A
A
C
K
DATA n  
N
O
M
S
B
M
S
B
L
S
B
/
S
S C  
B
B K  
W
A
C
K
DUMMY WRITE  
SEQUENTIAL READ: Sequential reads are initiated by either a current address read or  
a random address read. After the microcontroller receives a data word, it responds with  
an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to  
increment the data word address and serially clock out sequential data words. When the  
memory address limit is reached, the data word address will “roll over” and the sequen-  
10  
AT24C02A/04A  
0976Q–SEEPR–8/05  
AT24C02A/04A  
tial read will continue. The sequential read operation is terminated when the  
microcontroller does not respond with a “0” but does generate a following stop condition,  
see Figure 12.  
Figure 12. Sequential Read  
11  
0976Q–SEEPR–8/05  
AT24C02A Ordering Information(1)  
Ordering Code  
Package  
Operation Range  
AT24C02A-10PI-2.7  
AT24C02AN-10SI-2.7  
AT24C02A-10TI-2.7  
8P3  
8S1  
8A2  
Industrial Temperature  
(40°C to 85°C)  
AT24C02A-10PI-1.8  
AT24C02AN-10SI-1.8  
AT24C02A-10TI-1.8  
8P3  
8S1  
8A2  
Industrial Temperature  
(40°C to 85°C)  
AT24C02A-10PU-2.7(2)  
AT24C02A-10PU-1.8(2)  
AT24C02AN-10SU-2.7(2)  
AT24C02AN-10SU-1.8(2)  
AT24C02A-10TU-2.7(2)  
AT24C02A-10TU-1.8(2)  
AT24C02AY1-10YU-1.8(2)  
AT24C02AU3-10UU-1.8(2)  
8P3  
8P3  
8S1  
8S1  
8A2  
8A2  
8Y1  
8U3-1  
Lead-free/Halogen-free/  
Industrial Temperature  
(40°C to 85°C)  
AT24C02A-W2.7-11(3)  
AT24C02A-W1.8-11(3)  
Die Sale  
Die Sale  
Industrial Temperature  
(40°C to 85°C)  
Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics table.  
2. “U” designates Green Package + RoHS compliant  
3. Available in waffle pack and wafer form; order as SL719 for wafer form. Bumped die available upon request. Please contact  
Serial EEPROM Marketing.  
Package Type  
8P3  
8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)  
8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)  
8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)  
8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)  
8-ball, die Ball Grid Array Package (dBGA2)  
8S1  
8A2  
8Y1  
8U3-1  
Options  
2.7  
1.8  
Low Voltage (2.7V to 5.5V)  
Low Voltage (1.8V to 5.5V)  
12  
AT24C02A/04A  
0976Q–SEEPR–8/05  
AT24C02A/04A  
AT24C04A Ordering Information(1)  
Ordering Code  
Package  
Operation Range  
AT24C04A-10PI-2.7  
AT24C04AN-10SI-2.7  
AT24C04A-10TI-2.7  
8P3  
8S1  
8A2  
Industrial Temperature  
(40°C to 85°C)  
AT24C04A-10PI-1.8  
AT24C04AN-10SI-1.8  
AT24C04A-10TI-1.8  
8P3  
8S1  
8A2  
Industrial Temperature  
(40°C to 85°C)  
AT24C04A-10PU-2.7(2)  
AT24C04A-10PU-1.8(2)  
AT24C04AN-10SU-2.7(2)  
AT24C04AN-10SU-1.8(2)  
AT24C04A-10TU-2.7(2)  
AT24C04A-10TU-1.8(2)  
AT24C04AY1-10YU-1.8(2)  
AT24C04AU3-10UU-1.8(2)  
8P3  
8P3  
8S1  
8S1  
8A2  
8A2  
8Y1  
8U3-1  
Lead-free/Halogen-free/  
Industrial Temperature  
(40°C to 85°C)  
AT24C04A-W2.7-11(3)  
AT24C04A-W1.8-11(3)  
Die Sale  
Die Sale  
Industrial Temperature  
(40°C to 85°C)  
Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics table.  
2. “U” designates Green Package + RoHS compliant  
3. Available in waffle pack and wafer form; order as SL719 for wafer form. Bumped die available upon request. Please contact  
Serial EEPROM Marketing.  
Package Type  
8P3  
8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)  
8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)  
8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)  
8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)  
8-ball, die Ball Grid Array Package (dBGA2)  
8S1  
8A2  
8Y1  
8U3-1  
Options  
2.7  
1.8  
Low Voltage (2.7V to 5.5V)  
Low Voltage (1.8V to 5.5V)  
13  
0976Q–SEEPR–8/05  
Packaging Information  
8P3 – PDIP  
E
1
E1  
N
Top View  
c
eA  
End View  
COMMON DIMENSIONS  
(Unit of Measure = inches)  
D
e
MIN  
MAX  
0.210  
0.195  
0.022  
0.070  
0.045  
0.014  
0.400  
NOM  
NOTE  
SYMBOL  
D1  
A2 A  
A
2
A2  
b
0.115  
0.014  
0.045  
0.030  
0.008  
0.355  
0.005  
0.300  
0.240  
0.130  
0.018  
0.060  
0.039  
0.010  
0.365  
5
6
6
b2  
b3  
c
D
3
3
4
3
b2  
L
D1  
E
b3  
4 PLCS  
0.310  
0.250  
0.100 BSC  
0.300 BSC  
0.130  
0.325  
0.280  
b
E1  
e
Side View  
eA  
L
4
2
0.115  
0.150  
Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional information.  
2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.  
3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.  
4. E and eA measured with the leads constrained to be perpendicular to datum.  
5. Pointed or rounded lead tips are preferred to ease insertion.  
6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).  
01/09/02  
TITLE  
DRAWING NO.  
REV.  
2325 Orchard Parkway  
San Jose, CA 95131  
8P3, 8-lead, 0.300" Wide Body, Plastic Dual  
In-line Package (PDIP)  
8P3  
B
R
14  
AT24C02A/04A  
0976Q–SEEPR–8/05  
AT24C02A/04A  
8S1 – JEDEC SOIC  
C
1
E
E1  
L
N
Top View  
End View  
e
B
COMMON DIMENSIONS  
(Unit of Measure = mm)  
A
MIN  
1.35  
0.10  
MAX  
1.75  
0.25  
NOM  
NOTE  
SYMBOL  
A1  
A
A1  
b
0.31  
0.17  
4.80  
3.81  
5.79  
0.51  
0.25  
5.00  
3.99  
6.20  
C
D
E1  
E
D
Side View  
e
1.27 BSC  
L
0.40  
0°  
1.27  
8°  
Note:  
These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.  
10/7/03  
REV.  
TITLE  
DRAWING NO.  
1150 E. Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906  
8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing  
8S1  
B
R
Small Outline (JEDEC SOIC)  
15  
0976Q–SEEPR–8/05  
8A2 – TSSOP  
3
2 1  
Pin 1 indicator  
this corner  
E1  
E
L1  
N
L
Top View  
End View  
COMMON DIMENSIONS  
(Unit of Measure = mm)  
MIN  
MAX  
NOM  
3.00  
NOTE  
SYMBOL  
D
2.90  
3.10  
2, 5  
A
b
E
6.40 BSC  
4.40  
E1  
A
4.30  
4.50  
1.20  
1.05  
0.30  
3, 5  
4
A2  
b
0.80  
0.19  
1.00  
e
A2  
D
e
0.65 BSC  
0.60  
L
0.45  
0.75  
Side View  
L1  
1.00 REF  
Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances,  
datums, etc.  
2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed  
0.15 mm (0.006 in) per side.  
3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm  
(0.010 in) per side.  
4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the  
b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between  
protrusion and adjacent lead is 0.07 mm.  
5. Dimension D and E1 to be determined at Datum Plane H.  
5/30/02  
DRAWING NO.  
TITLE  
REV.  
2325 Orchard Parkway  
San Jose, CA 95131  
8A2, 8-lead, 4.4 mm Body, Plastic  
Thin Shrink Small Outline Package (TSSOP)  
B
8A2  
R
16  
AT24C02A/04A  
0976Q–SEEPR–8/05  
AT24C02A/04A  
8U3-1 – dBGA2  
E
D
1.  
b
A1  
PIN 1 BALL PAD CORNER  
A2  
Top View  
A
PIN 1 BALL PAD CORNER  
Side View  
1
2
3
4
(d1)  
d
7
6
5
8
e
COMMON DIMENSIONS  
(Unit of Measure = mm)  
(e1)  
MIN  
0.71  
0.10  
0.40  
0.20  
MAX  
0.91  
0.20  
0.50  
0.30  
NOM  
0.81  
NOTE  
SYMBOL  
Bottom View  
8 SOLDER BALLS  
A
A1  
A2  
b
0.15  
0.45  
0.25  
D
1.50 BSC  
2.00 BSC  
0.50 BSC  
0.25 REF  
1.00 BSC  
0.25 REF  
1. Dimension “b” is measured at the maximum solder ball diameter.  
This drawing is for general information only.  
E
e
e1  
d
d1  
6/24/03  
TITLE  
REV.  
DRAWING NO.  
1150 E. Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906  
8U3-1, 8-ball, 1.50 x 2.00 mm Body, 0.50 mm pitch,  
Small Die Ball Grid Array Package (dBGA2)  
PO8U3-1  
A
R
17  
0976Q–SEEPR–8/05  
8Y1 – MAP  
PIN 1 INDEX AREA  
A
1
3
4
2
PIN 1 INDEX AREA  
E1  
D1  
D
L
8
6
5
7
b
e
A1  
E
Bottom View  
End View  
Top View  
COMMON DIMENSIONS  
(Unit of Measure = mm)  
A
SYMBOL  
MIN  
MAX  
0.90  
0.05  
5.10  
3.20  
1.15  
1.15  
0.35  
NOM  
NOTE  
A
A1  
D
0.00  
4.70  
2.80  
0.85  
0.85  
0.25  
4.90  
3.00  
1.00  
1.00  
0.30  
0.65 TYP  
0.60  
Side View  
E
D1  
E1  
b
e
L
0.50  
0.70  
2/28/03  
TITLE  
DRAWING NO.  
REV.  
2325 Orchard Parkway  
San Jose, CA 95131  
8Y1, 8-lead (4.90 x 3.00 mm Body) MSOP Array Package  
(MAP) Y1  
8Y1  
C
R
18  
AT24C02A/04A  
0976Q–SEEPR–8/05  
AT24C02A/04A  
Y5 – MAP  
b
D2  
(8x)  
Pin 1  
Index  
Area  
Pin 1 ID  
L (8x)  
D
e (6x)  
A3  
1.50 REF.  
Bottom View  
Top View  
A
COMMON DIMENSIONS  
(Unit of Measure = mm)  
MIN  
MAX  
NOM  
2.00 BSC  
3.00 BSC  
1.50  
NOTE  
SYMBOL  
D
E
D2  
E2  
A
1.40  
1.75  
1.60  
1.95  
0.90  
0.05  
0.85  
1.85  
A1  
A2  
A3  
L
0.0  
0.02  
0.20 REF  
0.30  
0.20  
0.20  
0.40  
0.30  
e
0.50 BSC  
0.25  
A1  
A2  
b
2
Side View  
Notes:  
1. This drawing is for general information only. Refer to JEDEC Drawing MO-229, for proper dimensions,  
tolerances, datums, etc.  
2. Dimension b applies to metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip. If the  
terminal has the optional radius on the other end of the terminal, the dimension should not be measured in that radius area.  
11/12/03  
DRAWING NO. REV.  
TITLE  
2325 Orchard Parkway  
San Jose, CA 95131  
8Y5, 8-lead 2.0 x 3.0 mm Body, 0.50 mm Pitch, Mini-Map, Dual  
No Lead Package (DFN)  
8Y5  
A
R
19  
0976Q–SEEPR–8/05  
Atmel Corporation  
Atmel Operations  
2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 487-2600  
Memory  
RF/Automotive  
Theresienstrasse 2  
Postfach 3535  
74025 Heilbronn, Germany  
Tel: (49) 71-31-67-0  
Fax: (49) 71-31-67-2340  
2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 436-4314  
Regional Headquarters  
Microcontrollers  
2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 436-4314  
1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906, USA  
Tel: 1(719) 576-3300  
Europe  
Atmel Sarl  
Route des Arsenaux 41  
Case Postale 80  
CH-1705 Fribourg  
Switzerland  
Tel: (41) 26-426-5555  
Fax: (41) 26-426-5500  
Fax: 1(719) 540-1759  
Biometrics/Imaging/Hi-Rel MPU/  
High Speed Converters/RF Datacom  
Avenue de Rochepleine  
La Chantrerie  
BP 70602  
44306 Nantes Cedex 3, France  
Tel: (33) 2-40-18-18-18  
Fax: (33) 2-40-18-19-60  
BP 123  
38521 Saint-Egreve Cedex, France  
Tel: (33) 4-76-58-30-00  
Fax: (33) 4-76-58-34-80  
Asia  
Room 1219  
Chinachem Golden Plaza  
77 Mody Road Tsimshatsui  
East Kowloon  
Hong Kong  
Tel: (852) 2721-9778  
Fax: (852) 2722-1369  
ASIC/ASSP/Smart Cards  
Zone Industrielle  
13106 Rousset Cedex, France  
Tel: (33) 4-42-53-60-00  
Fax: (33) 4-42-53-60-01  
1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906, USA  
Tel: 1(719) 576-3300  
Japan  
9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
Tel: (81) 3-3523-3551  
Fax: (81) 3-3523-7581  
Fax: 1(719) 540-1759  
Scottish Enterprise Technology Park  
Maxwell Building  
East Kilbride G75 0QR, Scotland  
Tel: (44) 1355-803-000  
Fax: (44) 1355-242-743  
Literature Requests  
www.atmel.com/literature  
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any  
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMELS TERMS AND CONDI-  
TIONS OF SALE LOCATED ON ATMELS WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY  
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR  
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-  
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT  
OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no  
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications  
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided  
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use  
as components in applications intended to support or sustain life.  
© Atmel Corporation 2005. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are® and others, are registered trade-  
marks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.  
Printed on recycled paper.  
0976Q–SEEPR–8/05  

相关型号:

AT24C04A-W1.8-11

EEPROM, 512X8, Serial, CMOS, DIE
ATMEL

AT24C04A-W2.7-11

EEPROM, 512X8, Serial, CMOS, DIE
ATMEL

AT24C04AN-10SC

EEPROM, 512X8, Serial, CMOS, PDSO8, 0.150 INCH, PLASTIC, SOIC-8
ATMEL

AT24C04AN-10SC-1.8

EEPROM, 512X8, Serial, CMOS, PDSO8, 0.150 INCH, PLASTIC, SOIC-8
ATMEL

AT24C04AN-10SC-2.5

EEPROM, 512X8, Serial, CMOS, PDSO8, 0.150 INCH, PLASTIC, SOIC-8
ATMEL

AT24C04AN-10SC-2.7

EEPROM, 512X8, Serial, CMOS, PDSO8, 0.150 INCH, PLASTIC, SOIC-8
ATMEL

AT24C04AN-10SE-2.7

Two-wire Serial EEPROM Extended Temperature
ATMEL

AT24C04AN-10SI

EEPROM, 512X8, Serial, CMOS, PDSO8, 0.150 INCH, PLASTIC, SOIC-8
ATMEL

AT24C04AN-10SI-1.8

EEPROM, 512X8, Serial, CMOS, PDSO8, 0.150 INCH, PLASTIC, MS-012AA, SOIC-8
ATMEL

AT24C04AN-10SI-2.5

EEPROM, 512X8, Serial, CMOS, PDSO8, 0.150 INCH, PLASTIC, SOIC-8
ATMEL

AT24C04AN-10SI-2.7

EEPROM, 512X8, Serial, CMOS, PDSO8, 0.150 INCH, PLASTIC, MS-012AA, SOIC-8
ATMEL

AT24C04AN-10SJ-2.7

EEPROM, 512X8, Serial, CMOS, PDSO8, 0.150 INCH, PLASTIC, MS-012, SOIC-8
ATMEL