AT24C128C-CUM-T [ATMEL]
I2C-Compatible (2-Wire) Serial EEPROM; I2C兼容（ 2线）串行EEPROM
| 型号： | AT24C128C-CUM-T |
| 厂家： | 
ATMEL |
| 描述： | I2C-Compatible (2-Wire) Serial EEPROM |
| 文件： | 总22页 (文件大小：968K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Atmel AT24C128C
I2C-Compatible (2-Wire) Serial EEPROM
128-Kbit (16,384 x 8)
DATASHEET
Features
Low-voltage and standard-voltage operation
VCC = 1.7V to 5.5V
Internally organized as 16,384 x 8
2-wire serial interface
Schmitt Trigger, filtered inputs for noise suppression
Bidirectional data transfer protocol
400kHz (1.7V) and 1MHz (2.5V, 2.7V, 5.0V) compatibility
Write Protect pin for hardware protection
64-byte page write mode
Partial page writes allowed
Self-timed write cycle (5ms max)
High reliability
Endurance: 1,000,000 write cycles
Data retention: 40 years
Lead-free/Halogen-free devices available
Green package options (Pb/Halide-free/RoHS compliant)
8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN, 8-pad XDFN, and
8-ball VFBGA packages
Die sale options: wafer form, waffle pack, and bumped wafers
Description
The Atmel® AT24C128C provides 131,072-bits of Serial Electrically Erasable and
Programmable Read-Only Memory (EEPROM) organized as 16,384 words of eight bits
each. The device’s cascading feature allows up to eight devices to share a common
2-wire bus. The device is optimized for use in many industrial and commercial
applications where low-power and low-voltage operation are essential. The devices are
available in space-saving 8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN,
8-pad XDFN, and 8-ball VFBGA packages. In addition, this device operates from
1.7V to 5.5V.
8734B–SEEPR–9/2012
1.
Pin Configurations and Pinouts
Table 1-1. Pin Configuration
8-lead SOIC
8-lead TSSOP
Pin
A0
Function
A0
A1
VCC
WP
1
2
3
4
8
7
6
5
1
2
3
4
8
7
6
5
A0
A1
VCC
WP
SCL
SDA
Address Input
Address Input
Address Input
Ground
A2
A2
SCL
SDA
A1
GND
GND
A2
Top View
Top View
GND
SDA
SCL
WP
VCC
Serial Data
8-pad UDFN/XDFN
8-ball VFBGA
Serial Clock Input
Write Protect
Device Power Supply
8
7
6
5
1
2
3
4
VCC
WP
A0
A0
A1
A2
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
A1
SCL
SDA
A2
GND
GND
Top View
Bottom View
2.
Absolute Maximum Ratings*
*Notice: Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent
damage to the device. This is a stress rating
only and functional operation of the device at
these or any other conditions beyond those
indicated in the operational sections of this
specification are not implied. Exposure to
absolute maximum rating conditions for
Operating Temperature . . . . . . . . . . .−55°C to +125°C
Storage Temperature . . . . . . . . . . . −65°C to + 150°C
Voltage on any pin
with respect to ground . . . . . . . . . . . . . . − 1.0 V +7.0V
Maximum Operating Voltage. . . . . . . . . . . . . . . 6.25V
DC Output Current. . . . . . . . . . . . . . . . . . . . . . . 5.0mA
extended periods may affect device reliability.
Atmel AT24C128C [DATASHEET]
2
8734B–SEEPR–9/2012
3.
Block Diagram
V
CC
GND
WP
Start
Stop
Logic
SCL
SDA
Serial
Control
Logic
EN
H.V. Pump/Timing
Data Recovery
LOAD
COMP
Device
Address
Comparator
LOAD
INC
A2
A1
A0
R/W
Data Word
Addr/Counter
EEPROM
Y DEC
Serial MUX
DOUT/ACK
LOGIC
DIN
DOUT
4.
Pin Descriptions
Serial Clock (SCL): The SCL input is used to positive-edge clock data into each EEPROM device and negative-edge
clock data out of each device.
Serial Data (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open drain driven and may be
wire-ORed with any number of other open-drain or open-collector devices.
Device Addresses (A2, A1, A0): The A2, A1, and A0 pins are device address inputs that are hard wired (directly to GND
or to VCC) for compatibility with other Atmel AT24C devices. When the pins are hard wired, as many as eight 128K
devices may be addressed on a single bus system. (Device addressing is discussed in detail in Section 7. “Device
Addressing” on page 9). A device is selected when a corresponding hardware and software match is true. If these pins
are left floating, the A2, A1, and A0 pins will be internally pulled down to GND. However, due to capacitive coupling that
may appear during customer applications, Atmel recommends always connecting the address pins to a known state.
When using a pull-up resistor, Atmel recommends using 10k or less.
Write Protect (WP): The Write Protect input, when connected to GND, allows normal write operations. When WP is
connected directly to VCC, all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be
internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Atmel
recommends always connecting the WP pins to a known state. When using a pull-up resistor, Atmel recommends using
10k or less.
Table 4-1. Write Protect
Part of the Array Protected
WP Pin
Status
Atmel AT24C128C
At VCC
Full Array
At GND
Normal Read/Write Operations
Atmel AT24C128C [DATASHEET]
3
8734B–SEEPR–9/2012
5.
Memory Organization
Atmel AT24C128C, 128K Serial EEPROM: The 128K is internally organized as 256 pages of 64-bytes each. Random
word addressing requires a 14-bit data word address.
Table 5-1. Pin Capacitance(1)
Applicable over recommended operating range from: TA = 25°C, f = 1.0MHz, VCC = 1.7V to 5.5V.
Symbol
CI/O
Test Condition
Max
8
Units
pF
Conditions
VI/O = 0V
VIN = 0V
Input/Output Capacitance (SDA)
Input Capacitance (A0, A1, A2, and SCL)
CIN
6
pF
Note: 1. This parameter is characterized and is not 100% tested.
Table 5-2. DC Characteristics
Applicable over recommended operating range from: TAI = -40°C to +85°C, VCC = 1.7V to 5.5V (unless otherwise noted).
Symbol
VCC1
ICC1
Parameter
Test Condition
Min
Typ
Max
5.5
2.0
3.0
1.0
6.0
Units
V
Supply Voltage
Supply Current
Supply Current
1.7
VCC = 5.0V
VCC = 5.0V
VCC = 1.7V
VCC = 5.0V
Read at 400kHz
Write at 400kHz
1.0
2.0
mA
mA
A
ICC2
ISB1
Standby Current
VIN = VCC or VSS
A
Input Leakage
ILI
VIN = VCC or VSS
0.10
0.05
3.0
3.0
A
A
Current VCC = 5.0V
Output Leakage
ILO
VOUT = VCC or VSS
Current VCC = 5.0V
VIL
Input Low Level(1)
Input High Level((1)
Output Low Level
Output Low Level
-0.6
VCC x 0.3
VCC + 0.5
0.2
V
V
V
V
VIH
VCC x 0.7
VOL1
VOL2
VCC = 1.7V
VCC = 3.0V
IOL = 0.15mA
IOL = 2.1mA
0.4
Note: 1. VIL min and VIH max are reference only and are not tested.
Atmel AT24C128C [DATASHEET]
4
8734B–SEEPR–9/2012
Table 5-3. AC Characteristics (Industrial Temperature)
Applicable over recommended operating range from: TAI = −40°C to +85°C, VCC = 1.7V to 5.5V, CL = 100pF (unless
otherwise noted). Test conditions are listed in Note 2.
1.7V
2.5V, 5.0V
Symbol
fSCL
Parameter
Min
Max
Min
Max
Units
kHz
ns
Clock Frequency, SCL
Clock Pulse Width Low
Clock Pulse Width High
Noise Suppression Time(1)
Clock Low to Data Out Valid
400
1000
tLOW
tHIGH
tI
1300
600
400
400
ns
100
900
50
ns
tAA
50
50
550
ns
Time the bus must be free before a new transmission can
start(1)
tBUF
1300
500
ns
tHD.STA
tSU.STA
tHD.DAT
tSU.DAT
tR
Start Hold Time
600
600
0
250
250
0
ns
ns
ns
ns
ns
ns
ns
ns
ms
Start Set-up Time
Data In Hold Time
Data In Set-up Time
Inputs Rise Time(1)
Inputs Fall Time(1)
Stop Set-up Time
Data Out Hold Time
Write Cycle Time
100
100
300
300
300
100
tF
tSU.STO
tDH
600
50
250
50
tWR
5
5
Write
Cycles
Endurance(1) 25°C, Page Mode, 3.3V
1,000,000
Notes: 1. This parameter is ensured by characterization and is not 100% tested.
2. AC measurement conditions:
RL (connects to VCC): 1.3kΩ (2.5V, 5.5V), 10kΩ (1.7V)
Input pulse voltages: 0.3VCC to 0.7VCC
Input rise and fall times: ≤ 50ns
Input and output timing reference voltages: 0.5 x VCC
Atmel AT24C128C [DATASHEET]
5
8734B–SEEPR–9/2012
6.
Device Operation
Clock and Data Transitions: The SDA pin is normally pulled high with an external device. Data on the SDA pin may
change only during SCL low time periods (See Figure 6-1). Data changes during SCL high periods will indicate a start or
stop condition as defined below.
Figure 6-1. Data Validity
SDA
SCL
Data Stable
Data Stable
Data
Change
Start Condition: A high-to-low transition of SDA with SCL high is a start condition that must precede any other command
(See Figure 6-2).
Figure 6-2. Start and Stop Definition
SDA
SCL
Start
Stop
Stop Condition: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop
command will place the EEPROM in a standby power mode (See Figure 6-2).
Acknowledge: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The
EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.
Standby Mode: AT24C128C features a low-power standby mode that is enabled upon power-up and after the receipt of
the stop bit and the completion of any internal operations.
Atmel AT24C128C [DATASHEET]
6
8734B–SEEPR–9/2012
Software Reset: After an interruption in protocol, power loss or system reset, any 2-wire part can be protocol reset by
following these steps:
1. Create a Start bit condition
2. Clock nine cycles
3. Create another Start bit followed by stop bit condition as shown below.
The device is ready for next communication after above steps has been completed.
Figure 6-3. Software Reset
Dummy Clock Cycles
1
2
3
8
9
SCL
SDA
Start
Bit
Start
Bit
Stop
Bit
Figure 6-4. Bus Timing
tHIGH
tF
tR
tLOW
tLOW
SCL
tSU.STA
tHD.STA
tHD.DAT
tSU.DAT
tSU.STO
SDA In
tAA
tDH
tBUF
SDA Out
Atmel AT24C128C [DATASHEET]
7
8734B–SEEPR–9/2012
Figure 6-5. Write Cycle Timing
SCL
ACK
th
SDA
8
Bit
WORD
N
(1)
t
WR
Start
Condition
Stop
Condition
Note: 1. The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of
the internal clear/write cycle.
Figure 6-6. Output Acknowledge
1
8
9
SCL
Data In
Data Out
Start
Acknowledge
Atmel AT24C128C [DATASHEET]
8
8734B–SEEPR–9/2012
7.
Device Addressing
The 128K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or
write operation (Figure 7-1). The device address word consists of a mandatory one, zero sequence for the first four most
significant bits as shown. This is common to all 2-wire EEPROM devices.
Figure 7-1. Device Addressing
1
0
1
0
A2
A1
A0
R/W
LSB
MSB
The next three bits are the A2, A1, and A0 device address bits to allow as many as eight devices on the same bus. These
bits must compare to their corresponding hard wired input pins. The A2, A1, and A0 pins use an internal proprietary circuit
that biases them to a logic low condition if the pins are allowed to float.
The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high,
and a write operation is initiated if this bit is low.
Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will return
to a standby state.
Data Security: AT24C128C has a hardware data protection scheme that allows the user to write protect the whole
memory when the WP pin is at VCC
.
Atmel AT24C128C [DATASHEET]
9
8734B–SEEPR–9/2012
8.
Write Operations
Byte Write: A write operation requires two 8-bit data word addresses following the device address word and
acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero, and then clock in the first
8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero. The addressing device, such as
a microcontroller, must then terminate the write sequence with a stop condition. At this time, the EEPROM enters an
internally-timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the
EEPROM will not respond until the write is complete (See Figure 7-1).
Figure 8-1. Byte Write
S
T
A
R
T
W
R
I
S
T
Device
First
Second
T
E
O
P
Data
Address
Word Address
Word Address
SDA Line
M
S
B
R A
A
C
K
A
C
K
A
C
K
/
C
W K
Note: * = Don’t care bit
Page Write: The 128K EEPROM is capable of 64-byte page writes.
A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first
data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can
transmit up to 63 more data words. The EEPROM will respond with a zero after each data word received. The
microcontroller must terminate the page write sequence with a stop condition (See Figure 8-2).
Figure 8-2. Page Write
S
T
A
R
T
W
R
I
S
T
Device
First
Second
T
E
O
P
Address
Data (n)
Data (n + x)
Word Address
Word Address
SDA Line
M
S
B
R A
/ C
A
C
K
A
C
K
A
C
K
A
C
K
W K
Note: * = Don’t care bit
The data word address lower six bits are internally incremented following the receipt of each data word. The higher data
word address bits are not incremented, retaining the memory page row location. When the word address, internally
generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 64
data words are transmitted to the EEPROM, the data word address will roll-over and the previous data will be
overwritten. The address roll-over during write is from the last byte of the current page to the first byte of the same page.
Acknowledge Polling: Once the internally-timed write cycle has started and the EEPROM inputs are disabled,
acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The
read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM
respond with a zero, allowing the read or write sequence to continue.
Atmel AT24C128C [DATASHEET]
10
8734B–SEEPR–9/2012
9.
Read Operations
Read operations are initiated the same way as write operations with the exception that the read/write select bit in the
device address word is set to one. There are three read operations:
Current Address Read
Random Address Read
Sequential Read
Current Address Read: The internal data word address counter maintains the last address accessed during the last
read or write operation, incremented by one. This address stays valid between operations as long as the chip power is
maintained. The address roll-over during read is from the last byte of the last memory page, to the first byte of the first
page.
Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the
current address data word is serially clocked out. The microcontroller does not respond with an input zero but does
generate a following stop condition (See Figure 9-1).
Figure 9-1. Current Address Read
S
T
A
R
T
R
E
A
D
S
T
Device
O
P
Address
Data
SDA Line
M
S
B
R A
/ C
N
O
W K
A
C
K
Random Read: A Random Read requires a dummy byte write sequence to load in the data word address. Once the
device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must
generate another start condition. The microcontroller now initiates a Current Address Read by sending a device address
with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word.
The microcontroller does not respond with a zero but does generate a following stop condition. (See Figure 9-2)
Figure 9-2. Random Read
S
T
A
R
T
W
R
I
T
E
S
T
A
R
T
R
E
A
D
S
T
O
P
Device
Address
First Word
Address
Second Word
Address
Device
Address
Data (n)
SDA LINE
M
S
B
R A
A
C
K
L A
S C
B K
R A
/ C
W K
N
O
/
C
W K
A
C
K
Dummy Write
Note: * = Don’t care bit
Atmel AT24C128C [DATASHEET]
11
8734B–SEEPR–9/2012
Sequential Read: Sequential Reads are initiated by either a Current Address Read or a Random Address Read. After
the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an
acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the
memory address maximum address is reached, the data word address will roll-over and the Sequential Read will
continue from the beginning of the array. The Sequential Read operation is terminated when the microcontroller does not
respond with a zero but does generate a following stop condition (See Figure 9-3).
Figure 9-3. Sequential Read
S
T
A
R
T
W
R
I
Device
Address
First Word
Address
Second Word
Address
T
E
. . .
SDA LINE
M
S
B
R A
A
C
K
L A
S C
B K
/
C
W K
Dummy Write
S
T
A
R
T
R
E
A
D
S
T
Device
Address
O
P
Data (n)
Data (n + 1)
Data (n + 2)
Data (n + x)
. . .
R A
/ C
A
C
K
A
C
K
A
C
K
N
O
W K
A
C
K
Note: * = Don’t care bit
Atmel AT24C128C [DATASHEET]
12
8734B–SEEPR–9/2012
10. Ordering Code Detail
A T 2 4 C 1 2 8 C - S S H M - B
Atmel Designator
Shipping Carrier Option
B
T
= Bulk (tubes)
= Tape and reel
Product Family
24C = Standard I2C Serial EEPROM
Operating Voltage
M
= 1.7V to 5.5V
Package Device Grade or
Wafer/Die Thickness
Device Density
128 = 128K
H
= Green, NiPdAu Lead Finish,
Industrial Temperature Range
(-40°C to +85°C)
Device Revision
U
= Green, Matte Sn Lead Finish,
Industrial Temperature Range
(-40°C to +85°C)
11 = 11mil wafer thickness
Package Option
SS = JEDEC SOIC
X
= TSSOP
MA = UDFN
ME = XDFN
C
= VFBGA
WWU = Wafer Unsawn
WDT = Die in Tape and Reel
Atmel AT24C128C [DATASHEET]
13
8734B–SEEPR–9/2012
11. Part Markings
AT24C128C: Package Marking Information
8-lead TSSOP
8-lead SOIC
8-lead UDFN
2.0 x 3.0 mm Body
###
HM@
YXX
ATHYWW
AAAAAAA
ATMLHYWW
2DC% @
2DC% @
AAAAAAAA
8-lead XDFN
8-ball VFBGA
2.35 x 3.73 mm Body
1.8 x 2.2 mm Body
2DC
YXX
2DCU
@YMXX
Note 1:
designates pin 1
Note 2: Package drawings are not to scale
Catalog Number Truncation
AT24C128C
Truncation Code ###: 2DC
Date Codes
Voltages
Y = Year
2: 2012
3: 2013
4: 2014
5: 2015
M = Month
A: January
B: February
...
WW = Work Week of Assembly
% = Minimum Voltage
M: 1.7V min
6: 2016
7: 2017
8: 2018
9: 2019
02: Week 2
04: Week 4
...
L: December
52: Week 52
Country of Assembly
Lot Number
AAA...A = Atmel Wafer Lot Number
Grade/Lead Finish Material
@ = Country of Assembly
U: Industrial/Matte Tin
H: Industrial/NiPdAu
Trace Code
Atmel Truncation
XX = Trace Code (Atmel Lot Numbers Correspond to Code)
Example: AA, AB.... YZ, ZZ
AT: Atmel
ATM: Atmel
ATML: Atmel
9/19/12
TITLE
DRAWING NO.
REV.
24C128CSM, AT24C128C Standard Package Marking Information
24C128CSM
D
Package Mark Contact:
DL-CSO-Assy_eng@atmel.com
Atmel AT24C128C [DATASHEET]
14
8734B–SEEPR–9/2012
12. Ordering Codes
12.1 Atmel AT24C128C Ordering Information
Ordering Code
Package
Voltage
Operating Range
AT24C128C-SSHM-B(1)
AT24C128C-SSHM-T(2)
AT24C128C-XHM-B(1)
AT24C128C-XHM-T(2)
AT24C128C-MAHM-T(2)
AT24C128C-MEHM-T(2)
AT24C128C-CUM-T(2)
8S1
Lead-free/Halogen-free
Industrial Temperature
(−40°C to 85°C)
8X
1.7V to 5.5V
8MA2
8ME1
8U2-1
Industrial Temperature
AT24C128C-WWU11M(3)
Wafer Sale
1.7V to 5.5V
(−40°C to 85°C)
Notes: 1. Bulk delivery in tubes:
SOIC and TSSOP = 100 per tube
2. Tape and reel delivery:
SOIC = 4k per reel
TSSOP, UDFN, XDFN, and VFBGA = 5k per reel
3. Contact Atmel Sales for Wafer sales.
Package Type
8S1
8-lead, 0.150” wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)
8-lead, 4.40mm body, Plastic Thin Shrink Small Outline Package (TSSOP)
8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Dual No Lead Package (UDFN)
8-pad, 1.80mm x 2.20mm body, Extra Thin DFN Package (XDFN)
8-ball, Die Ball Grid Array Package (VFBGA)
8X
8MA2
8ME1
8U2-1
Atmel AT24C128C [DATASHEET]
15
8734B–SEEPR–9/2012
13. Packaging Information
13.1 8S1 — 8-lead JEDEC SOIC
C
1
E
E1
L
N
Ø
TOP VIEW
END VIEW
e
b
COMMON DIMENSIONS
(Unit of Measure = mm)
A
MIN
1.35
0.10
MAX
1.75
0.25
NOM
–
–
NOTE
SYMBOL
A1
A
A1
b
0.31
0.17
4.80
3.81
5.79
–
0.51
0.25
5.05
3.99
6.20
C
D
E1
E
e
–
–
D
–
–
SIDE VIEW
Notes: This drawing is for general information only.
Refer to JEDEC Drawing MS-012, Variation AA
for proper dimensions, tolerances, datums, etc.
1.27 BSC
L
0.40
0°
–
–
1.27
8°
Ø
6/22/11
DRAWING NO. REV.
8S1
TITLE
GPC
8S1, 8-lead (0.150” Wide Body), Plastic Gull Wing
Small Outline (JEDEC SOIC)
SWB
G
Package Drawing Contact:
packagedrawings@atmel.com
Atmel AT24C128C [DATASHEET]
16
8734B–SEEPR–9/2012
13.2 8X — 8-lead TSSOP
C
1
Pin 1 indicator
this corner
E1
E
L1
N
L
Top View
End View
A
b
A1
COMMON DIMENSIONS
(Unit of Measure = mm)
e
A2
MIN
-
MAX
1.20
NOM
-
NOTE
2, 5
SYMBOL
D
A
Side View
A1
A2
D
0.05
0.80
2.90
-
0.15
Notes: 1. This drawing is for general information only.
Refer to JEDEC Drawing MO-153, Variation AA, for proper
dimensions, tolerances, datums, etc.
1.00
3.00
1.05
3.10
2. Dimension D does not include mold Flash, protrusions or gate
burrs. Mold Flash, protrusions and gate burrs shall not exceed
0.15mm (0.006in) per side.
3. Dimension E1 does not include inter-lead Flash or protrusions.
Inter-lead Flash and protrusions shall not exceed 0.25mm
(0.010in) per side.
4. Dimension b does not include Dambar protrusion.
Allowable Dambar protrusion shall be 0.08mm total in excess
of the b dimension at maximum material condition. Dambar
cannot be located on the lower radius of the foot. Minimum
space between protrusion and adjacent lead is 0.07mm.
5. Dimension D and E1 to be determined at Datum Plane H.
E
6.40 BSC
4.50
E1
b
4.30
0.19
4.40
–
3, 5
4
0.30
e
0.65 BSC
0.60
L
0.45
0.75
-
L1
C
1.00 REF
0.09
0.20
6/22/11
TITLE
GPC
TNR
DRAWING NO.
REV.
8X, 8-lead 4.4mm Body, Plastic Thin
Shrink Small Outline Package (TSSOP)
8X
D
Package Drawing Contact:
packagedrawings@atmel.com
Atmel AT24C128C [DATASHEET]
17
8734B–SEEPR–9/2012
13.3 8MA2 — 8-pad UDFN
E
1
8
7
6
5
Pin 1 ID
2
3
4
D
C
A2
A1
A
E2
COMMON DIMENSIONS
(Unit of Measure = mm)
b (8x)
MIN
1.90
2.90
1.40
1.20
0.50
0.0
MAX
2.10
3.10
1.60
1.40
0.60
0.05
0.55
NOM
2.00
NOTE
SYMBOL
8
1
2
3
4
D
E
3.00
7
6
5
D2
E2
A
1.50
Pin#1 ID
D2
1.30
0.55
A1
A2
C
0.02
–
–
e (6x)
0.152 REF
0.35
L (8x)
K
L
0.30
0.40
e
0.50 BSC
0.25
b
0.18
0.20
0.30
–
3
K
–
9/6/12
DRAWING NO.
TITLE
GPC
REV.
8MA2, 8-pad, 2 x 3 x 0.6 mm Body, Thermally
Enhanced Plastic Ultra Thin Dual Flat No
Lead Package (UDFN)
YNZ
8MA2
C
Package Drawing Contact:
packagedrawings@atmel.com
Atmel AT24C128C [DATASHEET]
18
8734B–SEEPR–9/2012
13.4 8ME1 — 8-pad XDFN
D
7
5
4
6
3
8
E
PIN #1 ID
2
1
A1
Top View
A
Side View
e1
b
L
COMMON DIMENSIONS
(Unit of Measure = mm)
SYMBOL
MIN
–
NOM
–
MAX
0.40
0.05
1.90
2.30
0.25
NOTE
A
A1
D
E
0.10
PIN #1 ID
0.00
1.70
2.10
0.15
–
1.80
0.15
2.20
b
0.20
b
e
0.40 TYP
1.20 REF
0.30
e
e1
L
0.35
0.26
End View
9/10/2012
TITLE
DRAWING NO.
REV.
GPC
8ME1, 8-pad (1.80mm x 2.20mm body) Extra Thin DFN
(XDFN)
8ME1
B
DTP
Package Drawing Contact:
packagedrawings@atmel.com
Atmel AT24C128C [DATASHEET]
19
8734B–SEEPR–9/2012
13.5 8U2-1 — 8-ball VFBGA
f 0.10
C
d 0.10
(4X)
d 0.08
C
A1 BALL
D
C
A
A1 BALL PAD CORNER
PAD
2
1
CORNER
Øb
A
B
C
D
j n0.15 m C A B
j n0.08 m C
e
E
B
(e1)
A1
A2
A
d
(d1)
TOP VIEW
BOTTOM VIEW
SIDE VIEW
8 SOLDER BALLS
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
MAX
NOM
NOTE
SYMBOL
A
0.81 0.91 1.00
0.15 0.20 0.25
0.40 0.45 0.50
0.25 0.30 0.35
2.35 BSC
A1
A2
b
D
Notes:
E
e
3.73 BSC
0.75 BSC
1. This drawing is for general information.
e1
d
d1
0.74 REF
0.75 BSC
0.80 REF
2. Dimension 'b' is measured at the maximum solder ball diameter.
3. Solder ball composition shall be 95.5Sn-4.0Ag-.5Cu.
3/20/12
TITLE
GPC
DRAWING NO.
8U2-1
REV.
F
8U2-1, 8-ball, 2.35 x 3.73 mm Body, 0.75 mm pitch,
VFBGA Package
GWW
Package Drawing Contact:
packagedrawings@atmel.com
Atmel AT24C128C [DATASHEET]
20
8734B–SEEPR–9/2012
14. Revision History
Doc. Rev.
8734B
Date
Comments
Update UDFN package drawing.
Update template and Atmel logo.
09/2012
04/2011
8734A
Inital document release.
Atmel AT24C128C [DATASHEET]
21
8734B–SEEPR–9/2012
Atmel Corporation
Atmel Asia Limited
Atmel Munich GmbH
Atmel Japan G.K.
1600 Technology Drive
Unit 01-5 & 16, 19F
Business Campus
16F Shin-Osaki Kangyo Bldg
San Jose, CA 95110
USA
BEA Tower, Millennium City 5
418 Kwun Tong Roa
Kwun Tong, Kowloon
HONG KONG
Parkring 4
1-6-4 Osaki, Shinagawa-ku
Tokyo 141-0032
D-85748 Garching b. Munich
GERMANY
Tel: (+1) (408) 441-0311
Fax: (+1) (408) 487-2600
www.atmel.com
JAPAN
Tel: (+49) 89-31970-0
Fax: (+49) 89-3194621
Tel: (+81) (3) 6417-0300
Fax: (+81) (3) 6417-0370
Tel: (+852) 2245-6100
Fax: (+852) 2722-1369
© 2012 Atmel Corporation. All rights reserved. / Rev.: 8734B–SEEPR–9/2012
Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation or its
subsidiaries. Other terms and product names may be trademarks of others.
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this
document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES
NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF
INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time
without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in,
automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
相关型号：
©2020 ICPDF网 联系我们和版权申明