AT49LV001N-70PL [ATMEL]
Flash, 128KX8, 70ns, PDIP32, 0.600 INCH, PLASTIC, DIP-32;
| 型号： | AT49LV001N-70PL |
| 厂家： | 
ATMEL |
| 描述： | Flash, 128KX8, 70ns, PDIP32, 0.600 INCH, PLASTIC, DIP-32 光电二极管 |
| 文件： | 总25页 (文件大小：441K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Features
• Single Supply for Read and Write: 2.7 to 3.6V (BV), 3.0 to 3.6V (LV)
• Fast Read Access Time – 70 ns
• Internal Program Control and Timer
• Sector Architecture
– One 16-Kbyte Boot Block with Programming Lockout
– Two 8-Kbyte Parameter Blocks
– Two Main Memory Blocks (32K, 64K Bytes)
• Fast Erase Cycle Time – 10 Seconds
• Byte-by-byte Programming – 30 µs/Byte Typical
• Hardware Data Protection
• DATA Polling for End of Program Detection
• Low Power Dissipation
1-megabit
(128K x 8)
– 25 mA Active Current
– 50 µA CMOS Standby Current
Single 2.7-volt
Battery-Voltage™
Flash Memory
• Typical 10,000 Write Cycles
Description
The AT49BV/LV001(N)(T) is a 3-volt-only in-system reprogrammable Flash memory.
Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with
Atmel’s advanced nonvolatile CMOS technology, the device offers access times to
70 ns with power dissipation of just 90 mW over the commercial temperature range.
When the device is deselected, the CMOS standby current is less than 50 µA. For the
AT49BV001
AT49LV001
DIP Top View
Pin Configurations
AT49BV001N
AT49LV001N
AT49BV001T
AT49LV001T
AT49BV001NT
AT49LV001NT
Not Recommended
Pin Name
A0 - A16
CE
Function
*RESET
A16
A15
A12
A7
1
2
3
4
5
6
7
8
9
32 VCC
31 WE
30 NC
Addresses
29
A14
28 A13
27 A8
Chip Enable
Output Enable
Write Enable
RESET
A6
A5
26 A9
OE
A4
25 A11
24 OE
23 A10
22 CE
21 I/O7
20 I/O6
19 I/O5
18 I/O4
17 I/O3
A3
WE
A2 10
A1 11
A0 12
RESET
I/O0 - I/O7
DC
I/O0 13
I/O1 14
I/O2 15
GND 16
Data Inputs/Outputs
Don’t Connect
No Connect
NC
VSOP Top View (8 x 14mm) or
for New Design
Contact Atmel to discuss
the latest design in trends
and options
TSOP Top View (8 x 20mm) – Type 1
PLCC Top View
A11
A9
1
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
OE
2
A10
CE
A8
3
A13
A14
NC
4
I/O7
I/O6
I/O5
I/O4
I/O3
GND
I/O2
I/O1
I/O0
A0
5
A7
A6
A5
A4
A3
5
6
7
8
9
29 A14
28 A13
27 A8
26 A9
25 A11
24 OE
23 A10
22 CE
21 I/O7
6
WE
7
VCC
*RESET
A16
A15
A12
A7
8
9
10
11
12
13
14
15
16
A2 10
A1 11
A0 12
I/O0 13
A6
A1
A5
A2
A4
A3
1110C–FLASH–9/03
Note:
*This pin is a DC on the AT49BV001N(T) and AT49LV001N(T).
AT49BV/LV001N(T) pin 1 for the DIP and PLCC packages and pin 9 for the TSOP package are
don’t connect pins.
To allow for simple in-system reprogrammability, the AT49BV/LV001(N)(T) does not require
high input voltages for programming. Three-volt-only commands determine the read and pro-
gramming operation of the device. Reading data out of the device is similar to reading from an
EPROM; it has standard CE, OE, and WE inputs to avoid bus contention. Reprogramming the
AT49BV/LV001(N)(T) is performed by erasing a block of data and then programming on a
byte-by-byte basis. The byte programming time is a fast 50 µs. The end of a program cycle
can be optionally detected by the DATA polling feature. Once the end of a byte program cycle
has been detected, a new access for a read or program can begin. The typical number of pro-
gram and erase cycles is in excess of 10,000 cycles.
The device is erased by executing the erase command sequence; the device internally con-
trols the erase operations. There are two 8-Kbyte parameter block sections and two main
memory blocks.
The device has the capability to protect the data in the boot block; this feature is enabled by a
command sequence. The 16-Kbyte boot block section includes a reprogramming lock out fea-
ture to provide data integrity. The boot sector is designed to contain user secure code, and
when the feature is enabled, the boot sector is protected from being reprogrammed.
In the AT49BV/LV001N(T), once the boot block programming lockout feature is enabled, the
contents of the boot block are permanent and cannot be changed. In the AT49BV/LV001(T),
once the boot block programming lockout feature is enabled, the contents of the boot block
cannot be changed with input voltage levels of 5.5 volts or less.
Block Diagram
AT49BV/LV001(N)
DATA INPUTS/OUTPUTS
I/O7 - I/O0
AT49BV/LV001(N)T
DATA INPUTS/OUTPUTS
I/O7 - I/O0
VCC
GND
8
8
INPUT/OUTPUT
BUFFERS
INPUT/OUTPUT
BUFFERS
OE
WE
CONTROL
LOGIC
CE
PROGRAM
PROGRAM
RESET
DATA LATCHES
DATA LATCHES
Y DECODER
X DECODER
Y-GATING
Y-GATING
1FFFF
1FFFF
ADDRESS
INPUTS
MAIN MEMORY
BLOCK 2
BOOT BLOCK
(16K BYTES)
1C000
1BFFF
(64K BYTES)
10000
0FFFF
PARAMETER
BLOCK 1
MAIN MEMORY
BLOCK 1
(8K BYTES)
1A000
19FFF
(32K BYTES)
08000
07FFF
PARAMETER
BLOCK 2
PARAMETER
BLOCK 2
(8K BYTES)
18000
17FFF
(8K BYTES)
06000
05FFF
MAIN MEMORY
BLOCK 1
PARAMETER
BLOCK 1
(32K BYTES)
10000
0FFFF
(8K BYTES)
04000
03FFF
MAIN MEMORY
BLOCK 2
BOOT BLOCK
(16K BYTES)
(64K BYTES)
00000
00000
2
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
AT49BV/LV001(N)(T)
Device
Operation
READ: The AT49BV/LV001(N)(T) is accessed like an EPROM. When CE and OE are low and
WE is high, the data stored at the memory location determined by the address pins is asserted
on the outputs. The outputs are put in the high impedance state whenever CE or OE is high.
This dual-line control gives designers flexibility in preventing bus contention.
COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or
standby mode depending upon the state of the control line inputs. In order to perform other
device functions, a series of command sequences are entered into the device. The command
sequences are shown in the Command Definitions table. The command sequences are written
by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high.
The address is latched on the falling edge of CE or WE, whichever occurs last. The data is
latched by the first rising edge of CE or WE. Standard microprocessor write timings are used.
The address locations used in the command sequences are not affected by entering the com-
mand sequences.
RESET: A RESET input pin is provided to ease some system applications. When RESET is at
a logic high level, the device is in its standard operating mode. A low level on the RESET input
halts the present device operation and puts the outputs of the device in a high impedance
state. If the RESET pin makes a high-to-low transition during a program or erase operation,
the operation may not be successfully completed and the operation will have to be repeated
after a high level is applied to the RESET pin. When a high level is reasserted on the RESET
pin, the device returns to the read or standby mode, depending upon the state of the control
inputs. By applying a 12V ± 0.5V input signal to the RESET pin, the boot block array can be
reprogrammed even if the boot block lockout feature has been enabled (see Boot Block Pro-
gramming Lockout Override section). The RESET feature is not available on the
AT49BV/LV001N(T).
ERASURE: Before a byte can be reprogrammed, the main memory block or parameter block
which contains the byte must be erased. The erased state of the memory bits is a logical “1”.
The entire device can be erased at one time by using a 6-byte software code. The software
chip erase code consists of 6-byte load commands to specific address locations with a specific
data pattern (please refer to the Chip Erase Cycle Waveforms).
After the software chip erase has been initiated, the device will internally time the erase opera-
tion so that no external clocks are required. The maximum time needed to erase the whole
chip is tEC. If the boot block lockout feature has been enabled, the data in the boot sector will
not be erased.
CHIP ERASE: If the boot block lockout has been enabled, the Chip Erase function will erase
Parameter Block 1, Parameter Block 2, Main Memory Block 1, and Main Memory Block 2 but
not the boot block. If the Boot Block Lockout has not been enabled, the Chip Erase function
will erase the entire chip. After the full chip erase the device will return back to read mode. Any
command during chip erase will be ignored.
3
1110C–FLASH–9/03
SECTOR ERASE: As an alternative to a full chip erase, the device is organized into sectors
that can be individually erased. There are two 8-Kbyte parameter block sections and two main
memory blocks. The 8-Kbyte parameter block sections can be independently erased and
reprogrammed. The two main memory sections are designed to be used as alternative mem-
ory sectors. That is, whenever one of the blocks has been erased and reprogrammed, the
other block should be erased and reprogrammed before the first block is again erased. The
Sector Erase command is a six bus cycle operation. The sector address is latched on the fall-
ing WE edge of the sixth cycle while the 30H data input command is latched at the rising edge
of WE. The sector erase starts after the rising edge of WE of the sixth cycle. The erase opera-
tion is internally controlled; it will automatically time to completion.
BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a
logical “0”) on a byte-by-byte basis. Please note that a data “0” cannot be programmed back to
a “1”; only erase operations can convert “0”s to “1”s. Programming is accomplished via the
internal device command register and is a 4-bus cycle operation (please refer to the Com-
mand Definitions table). The device will automatically generate the required internal program
pulses.
The program cycle has addresses latched on the falling edge of WE or CE, whichever occurs
last, and the data latched on the rising edge of WE or CE, whichever occurs first. Program-
ming is completed after the specified tBP cycle time. The DATA polling feature may also be
used to indicate the end of a program cycle.
BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has
a programming lockout feature. This feature prevents programming of data in the designated
block once the feature has been enabled. The size of the block is 16K bytes. This block,
referred to as the boot block, can contain secure code that is used to bring up the system.
Enabling the lockout feature will allow the boot code to stay in the device while data in the rest
of the device is updated. This feature does not have to be activated; the boot block’s usage as
a write protected region is optional to the user. The address range of the boot block is 00000
to 03FFF for the AT49BV/LV001(N) while the address range of the boot block is 1C000 to
1FFFF for the AT49BV/LV001(N)T.
Once the feature is enabled, the data in the boot block can no longer be erased or pro-
grammed with input voltage level of 5.5V or less. Data in the main memory block can still be
changed through the regular programming method. To activate the lockout feature, a series of
six program commands to specific addresses with specific data must be performed. Please
refer to the Command Definitions table.
BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if pro-
gramming of the boot block section is locked out. When the device is in the software product
identification mode (see Software Product Identification Entry and Exit sections) a read from
address location 00002H will show if programming the boot block is locked out for the
AT49BV/LV001(N) and a read from address 1C002H will show if programming the boot block
is locked out for the AT49BV/LV001(N)T. If the data on I/O0 is low, the boot block can be pro-
grammed; if the data on I/O0 is high, the program lockout feature has been activated and the
block cannot be programmed. The software product identification code should be used to
return to standard operation.
4
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
AT49BV/LV001(N)(T)
BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE: The user can override the boot
block programming lockout by taking the RESET pin to 12 volts during the entire chip erase,
sector erase or byte programming operation. When the RESET pin is brought back to TTL lev-
els the boot block programming lockout feature is again active. This feature is not available on
the AT49BV/LV001N(T).
PRODUCT IDENTIFICATION: The product identification mode identifies the device and man-
ufacturer as Atmel. It may be accessed by hardware or software operation. The hardware
operation mode can be used by an external programmer to identify the correct programming
algorithm for the Atmel product.
For details, see Operating Modes (for hardware operation) or Software Product Identification.
The manufacturer and device code is the same for both modes.
DATA POLLING: The AT49BV/LV001(N)(T) features DATA polling to indicate the end of a
program cycle. During a program cycle an attempted read of the last byte loaded will result in
the complement of the loaded data on I/O7. Once the program cycle has been completed, true
data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time
during the program cycle.
TOGGLE BIT: In addition to DATA polling the AT49BV/LV001(N)(T) provides another method
for determining the end of a program or erase cycle. During a program or erase operation,
successive attempts to read data from the device will result in I/O6 toggling between one and
zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be
read. Examining the toggle bit may begin at any time during a program cycle.
HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs
to the AT49BV/LV001(N)(T) in the following ways: (a) VCC sense: if VCC is below 1.8V (typical),
the program function is inhibited. (b) Program inhibit: holding any one of OE low, CE high or
WE high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the WE
or CE inputs will not initiate a program cycle.
5
1110C–FLASH–9/03
Command Definition (in Hex)(1)
1st Bus
Cycle
2nd Bus
Cycle
3rd Bus
Cycle
4th Bus
Cycle
5th Bus
Cycle
6th Bus
Cycle
Command
Sequence
Bus
Cycles
Addr
Addr
5555
5555
5555
5555
5555
5555
XXXX
Data
DOUT
AA
Addr Data Addr Data Addr Data Addr Data Addr Data
Read
1
6
6
4
6
3
3
1
Chip Erase
2AAA
2AAA
2AAA
2AAA
2AAA
2AAA
55
55
55
55
55
55
5555
5555
5555
5555
5555
5555
80
80
A0
80
90
F0
5555
5555
Addr
5555
AA
AA
DIN
AA
2AAA
2AAA
55
55
5555
SA(4)
10
30
Sector Erase
AA
Byte Program
Boot Block Lockout(2)
Product ID Entry
Product ID Exit(3)
Product ID Exit(3)
AA
AA
2AAA
55
5555
40
AA
AA
F0
Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O7 - I/O0 (Hex)
2. The 16K byte boot sector has the address range 00000H to 03FFFH for the AT49BV/LV001(N) and
1C000H to 1FFFFH for the AT49BV/LV001(N)T.
3. Either one of the Product ID Exit commands can be used.
4. SA = sector addresses:
For the AT49BV/LV001(N):
SA = 00000 to 03FFF for BOOT BLOCK
Nothing will happen and the device goes back to the read mode in 100 ns
SA = 04000 to 05FFF for PARAMETER BLOCK 1
SA = 06000 to 07FFF for PARAMETER BLOCK 2
SA = 08000 to 0FFFF for MAIN MEMORY ARRAY BLOCK 1
This command will erase - PB1, PB2 and MMB1
SA = 10000 to 1FFFF for MAIN MEMORY ARRAY BLOCK 2
For the AT49BV/LV001(N)T:
SA = 1C000 to 1FFFF for BOOT BLOCK
Nothing will happen and the device goes back to the read mode in 100 ns
SA = 1A000 to 1BFFF for PARAMETER BLOCK 1
SA = 18000 to 19FFF for PARAMETER BLOCK 2
SA = 10000 to 17FFF for MAIN MEMORY ARRAY BLOCK 1
This command will erase - PB1, PB2 and MMB1
SA = 00000 to 0FFFF for MAIN MEMORY ARRAY BLOCK 2
Absolute Maximum Ratings*
*NOTICE:
Stresses beyond those listed under “Absolute Maxi-
mum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional
operation of the device at these or any other condi-
tions beyond those indicated in the operational sec-
tions of this specification is not implied. Exposure to
absolute maximum rating conditions for extended
periods may affect device reliability.
Temperature Under Bias................................ -55°C to +125°C
Storage Temperature..................................... -65°C to +150°C
All Input Voltages
(including NC Pins)
with Respect to Ground...................................-0.6V to +6.25V
All Output Voltages
with Respect to Ground.............................-0.6V to VCC + 0.6V
Voltage on OE
with Respect to Ground...................................-0.6V to +13.5V
6
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
AT49BV/LV001(N)(T)
DC and AC Operating Range
AT49LV001(N)(T)-70
AT49BV/LV001(N)(T)-90
AT49BV/LV001(N)(T)-12
0°C - 70°C
Operating
Temperature (Case)
Com.
Ind.
0°C - 70°C
-40°C - 85°C
3.0V - 3.6V
0°C - 70°C
-40°C - 85°C
-40°C - 85°C
VCC Power Supply
2.7V - 3.6V/3.0V - 3.6V
2.7V - 3.6V/3.0V - 3.6V
Operating Modes
Mode
CE
VIL
VIL
VIH
X
OE
VIL
VIH
X(1)
X
WE
RESET(6)
Ai
Ai
Ai
X
I/O
DOUT
DIN
Read
VIH
VIL
X
VIH
VIH
VIH
VIH
VIH
VIH
VIL
Program/Erase(2)
Standby/Write Inhibit
Program Inhibit
Program Inhibit
Output Disable
Reset
High Z
VIH
X
X
VIL
VIH
X
X
X
High Z
High Z
X
X
X
Product Identification
Hardware
VIL
VIL
VIH
A1 - A16 = VIL, A9 = VH,(3), A0 = VIL
A1 - A16 = VIL, A9 = VH,(3), A0 = VIH
A0 = VIL, A1 - A16=VIL
Manufacturer Code(4)
Device Code(4)
Software(5)
Manufacturer Code(4)
Device Code(4)
A0 = VIH, A1 - A16=VIL
Notes: 1. X can be VIL or VIH.
2. Refer to AC Programming Waveforms.
3. VH = 12.0V ± 0.5V.
4. Manufacturer Code: 1FH, Device Code: 05H - AT49BV/LV001(N), 04H - AT49BV/LV001(N)T.
5. See details under Software Product Identification Entry/Exit.
6. This pin is not available on the AT49BV/LV001N(T).
DC Characteristics
Symbol
Parameter
Condition
Min
Max
10
10
50
3
Units
µA
µA
µA
mA
mA
V
ILI
Input Load Current
Output Leakage Current
VCC Standby Current CMOS
VCC Standby Current TTL
VCC Active Current
Input Low Voltage
VIN = 0V to VCC
ILO
VI/O = 0V to VCC
ISB1
CE = VCC - 0.3V to VCC
CE = 2.0V to VCC
f = 5 MHz; IOUT = 0 mA
ISB2
(1)
ICC
25
0.6
VIL
VIH
VOL
VOH
Input High Voltage
2.0
2.4
V
Output Low Voltage
Output High Voltage
IOL = 2.1 mA
IOH = -400 µA
0.45
V
V
Note:
1. In the erase mode, ICC is 50 mA.
7
1110C–FLASH–9/03
AC Read Characteristics
AT49LV001(N)(T)-70
AT49BV/LV001(N)(T)-90
AT49BV/LV001(N)(T)-12
Symbol Parameter
Min
Max
70
Min
Max
90
Min
Max
120
120
50
Units
ns
tACC
Address to Output Delay
CE to Output Delay
(1)
tCE
tOE
tDF
70
90
ns
(2)
OE to Output Delay
0
0
0
35
0
0
0
40
0
0
0
ns
(3)(4)
CE or OE to Output Float
25
25
30
ns
tOH
Output Hold from OE, CE or
Address, whichever
occurred first
ns
AC Read Waveforms (1)(2)(3)(4)
ADDRESS
ADDRESS VALID
CE
tCE
tOE
OE
tDF
tOH
tACC
HIGH Z
OUTPUT
VALID
OUTPUT
Notes: 1. CE may be delayed up to tACC - tCE after the address transition without impact on tACC
2. OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE or by tACC - tOE after an address change
without impact on tACC
.
.
3. tDF is specified from OE or CE whichever occurs first (CL = 5 pF).
4. This parameter is characterized and is not 100% tested.
Input Test Waveform and Measurement Level
Output Load Test
3.0V
2.4V
AC
AC
1.8K
DRIVING
LEVELS
MEASUREMENT
LEVEL
1.5V
OUTPUT
PIN
0.4V
30 pF
1.3K
tR, tF < 5 ns
Pin Capacitance
(f = 1 MHz, T = 25°C)(1)
Symbol
CIN
Typ
Max
6
Units
pF
Conditions
4
8
VIN = 0V
COUT
12
pF
VOUT = 0V
Note:
1. This parameter is characterized and is not 100% tested.
8
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
AT49BV/LV001(N)(T)
AC Byte Load Characteristics
Symbol
Parameter
Min
0
Max
Units
ns
t
AS, tOES
Address, OE Set-up Time
Address Hold Time
tAH
tCS
tCH
tWP
tDS
70
0
ns
Chip Select Set-up Time
Chip Select Hold Time
Write Pulse Width (WE or CE)
Data Set-up Time
ns
0
ns
90
ns
70
0
ns
ns
t
DH, tOEH
Data, OE Hold Time
Write Pulse Width High
90
ns
tWPH
AC Byte Load Waveforms
WE Controlled
OE
tOES
tOEH
ADDRESS
CE
tAS
tAH
tCH
tCS
WE
tWPH
tWP
tDH
tDS
DATA IN
CE Controlled
OE
tOES
tOEH
ADDRESS
WE
tAS
tAH
tCH
tCS
CE
tWPH
tWP
tDH
tDS
DATA IN
9
1110C–FLASH–9/03
Program Cycle Characteristics
Symbol
Parameter
Min
Typ
Max
Units
µs
tBP
Byte Programming Time
Address Set-up Time
Address Hold Time
Data Set-up Time
Data Hold Time
30
50
tAS
0
ns
tAH
70
70
0
ns
tDS
ns
tDH
ns
tWP
Write Pulse Width
Write Pulse Width High
Erase Cycle Time
90
90
ns
tWPH
tEC
ns
10
seconds
Program Cycle Waveforms
A0-A16
Sector or Chip Erase Cycle Waveforms
(1)
OE
CE
t
t
WP
WPH
WE
A0-A16
DATA
t
t
t
AS
AH
DH
5555
5555
5555
Note 2
2AAA
2AAA
t
t
EC
DS
55
BYTE 1
80
BYTE 2
55
Note 3
AA
BYTE 0
AA
BYTE 3
BYTE 4
BYTE 5
Notes: 1. OE must be high only when WE and CE are both low.
2. For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased.
(See note 4 under command definitions.)
3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H.
10
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
AT49BV/LV001(N)(T)
Data Polling Characteristics(1)
Symbol
Parameter
Min
10
Typ
Max
Units
ns
tDH
Data Hold Time
tOEH
tOE
OE Hold Time
10
ns
OE to Output Delay(2)
Write Recovery Time
ns
tWR
0
ns
Notes: 1. These parameters are characterized and not 100% tested.
2. See tOE spec in AC Read Characteristics.
DATA Polling Waveforms
WE
CE
t
OEH
OE
t
DH
t
WR
t
OE
HIGHZ
An
I/O7
A0-A16
An
An
An
An
Toggle Bit Characteristics(1)
Symbol
Parameter
Min
10
Typ
Max
Units
ns
tDH
Data Hold Time
OE Hold Time
tOEH
tOE
tOEHP
tWR
10
ns
OE to Output Delay(2)
ns
OE High Pulse
150
0
ns
Write Recovery Time
ns
Notes: 1. These parameters are characterized and not 100% tested.
2. See tOE spec in AC Read Characteristics.
Toggle Bit Waveforms(1)(2)(3)
WE
CE
tOEH
tOEHP
OE
tOE
tDH
HIGH Z
I/O6
tWR
Notes: 1. Toggling either OE or CE or both OE and CE will operate toggle bit.
The tOEHP specification must be met by the toggling input(s).
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.
11
1110C–FLASH–9/03
Boot Block Lockout
Software Product
Feature Enable Algorithm(1)
Identification Entry(1)
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 80
TO
ADDRESS 5555
LOAD DATA 90
TO
ADDRESS 5555
LOAD DATA AA
TO
ADDRESS 5555
ENTER PRODUCT
IDENTIFICATION
(2)(3)(5)
MODE
LOAD DATA 55
TO
ADDRESS 2AAA
Software Product
Identification Exit(1)
LOAD DATA 40
TO
ADDRESS 5555
OR
LOAD DATA AA
TO
LOAD DATA F0
TO
(2)
ADDRESS 5555
ANY ADDRESS
PAUSE 1 second
LOAD DATA 55
TO
ADDRESS 2AAA
EXIT PRODUCT
IDENTIFICATION
Notes: 1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
(4)
MODE
2. Boot block lockout feature enabled.
LOAD DATA F0
TO
ADDRESS 5555
EXIT PRODUCT
IDENTIFICATION
(4)
MODE
Notes: 1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. A1 - A16 = VIL.
Manufacture Code is read for A0 = VIL;
Device Code is read for A0 = VIH.
3. The device does not remain in identification mode
if powered down.
4. The device returns to standard operation mode.
5. Manufacturer Code: 1FH
Device Code: 05H - AT49BV/LV001(N)
04H - AT49BV/LV001(N)T
12
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
AT49BV/LV001(N)(T)
AT49LV001T Ordering Information
I
CC (mA)
tACC
(ns)
Active
Standby
Ordering Code
Package
Operation Range
70
50
0.1
AT49LV001T-70JC
AT49LV001T-70PC
AT49LV001T-70TC
AT49LV001T-70VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
50
50
50
50
50
0.3
0.1
0.3
0.1
0.3
AT49LV001T-70JI
AT49LV001T-70PI
AT49LV001T-70TI
AT49LV001T-70VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
90
AT49LV001T-90JC
AT49LV001T-90PC
AT49LV001T-90TC
AT49LV001T-90VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49LV001T-90JI
AT49LV001T-90PI
AT49LV001T-90TI
AT49LV001T-90VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
120
AT49LV001T-12JC
AT49LV001T-12PC
AT49LV001T-12TC
AT49LV001T-12VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49LV001T-12JI
AT49LV001T-12PI
AT49LV001T-12TI
AT49LV001T-12VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
32P6
32T
32V
13
1110C–FLASH–9/03
AT49BV001 Ordering Information
I
CC (mA)
tACC
(ns)
Active
Standby
Ordering Code
Package
Operation Range
90
50
0.1
AT49BV001-90JC
AT49BV001-90PC
AT49BV001-90TC
AT49BV001-90VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
50
50
50
0.3
0.1
0.3
AT49BV001-90JI
AT49BV001-90PI
AT49BV001-90TI
AT49BV001-90VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
120
AT49bV001-12JC
AT49BV001-12PC
AT49BV001-12TC
AT49BV001-12VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49BV001-12JI
AT49BV001-12PI
AT49BV001-12TI
AT49BV001-12VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
32P6
32T
32V
14
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
AT49BV/LV001(N)(T)
AT49LV001 Ordering Information
I
CC (mA)
tACC
(ns)
Active
Standby
Ordering Code
Package
Operation Range
70
50
0.1
AT49LV001-70JC
AT49LV001-70PC
AT49LV001-70TC
AT49LV001-70VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
50
50
50
50
50
0.3
0.1
0.3
0.1
0.3
AT49LV001-70JI
AT49LV001-70PI
AT49LV001-70TI
AT49LV001-70VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
90
AT49LV001-90JC
AT49LV001-90PC
AT49LV001-90TC
AT49LV001-90VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49LV001-90JI
AT49LV001-90PI
AT49LV001-90TI
AT49LV001-90VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
120
AT49LV001-12JC
AT49LV001-12PC
AT49LV001-12TC
AT49LV001-12VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49LV001-12JI
AT49LV001-12PI
AT49LV001-12TI
AT49LV001-12VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
32P6
32T
32V
15
1110C–FLASH–9/03
AT49BV001N Ordering Information
I
CC (mA)
tACC
(ns)
Active
Standby
Ordering Code
Package
Operation Range
90
50
0.1
AT49BV001N-90JC
AT49BV001N-90PC
AT49BV001N-90TC
AT49BV001N-90VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
50
50
50
0.3
0.1
0.3
AT49BV001N-90JI
AT49BV001N-90PI
AT49BV001N-90TI
AT49BV001N-90VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
120
AT49BV001N-12JC
AT49BV001N-12PC
AT49BV001N-12TC
AT49BV001N-12VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49BV001N-12JI
AT49BV001N-12PI
AT49BV001N-12TI
AT49BV001N-12VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
32P6
32T
32V
16
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
AT49BV/LV001(N)(T)
AT49LV001N Ordering Information
I
CC (mA)
tACC
(ns)
Active
Standby
Ordering Code
Package
Operation Range
70
50
0.1
AT49LV001N-70JC
AT49LV001N-70PC
AT49LV001N-70TC
AT49LV001N-70VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
50
50
50
50
50
0.3
0.1
0.3
0.1
0.3
AT49LV001N-70JI
AT49LV001N-70PI
AT49LV001N-70TI
AT49LV001N-70VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
90
AT49LV001N-90JC
AT49LV001N-90PC
AT49LV001N-90TC
AT49LV001N-90VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49LV001N-90JI
AT49LV001N-90PI
AT49LV001N-90TI
AT49LV001N-90VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
120
AT49LV001N-12JC
AT49LV001N-12PC
AT49LV001N-12TC
AT49LV001N-12VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49LV001N-12JI
AT49LV001N-12PI
AT49LV001N-12TI
AT49LV001N-12VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
32P6
32T
32V
17
1110C–FLASH–9/03
AT49BV001T Ordering Information
I
CC (mA)
tACC
(ns)
Active
Standby
Ordering Code
Package
Operation Range
90
50
0.1
AT49BV001T-90JC
AT49BV001T-90PC
AT49BV001T-90TC
AT49BV001T-90VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
50
50
50
0.3
0.1
0.3
AT49BV001T-90JI
AT49BV001T-90PI
AT49BV001T-90TI
AT49BV001T-90VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
120
AT49BV001T-12JC
AT49BV001T-12PC
AT49BV001T-12TC
AT49BV001T-12VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49BV001T-12JI
AT49BV001T-12PI
AT49BV001T-12TI
AT49BV001T-12VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
32P6
32T
32V
18
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
AT49BV/LV001(N)(T)
AT49BV001NT Ordering Information
tACC
(ns)
ICC (mA)
Ordering Code
Package
Operation Range
90
50
50
50
50
0.1
0.3
0.1
0.3
AT49BV001NT-90JC
AT49BV001NT-90PC
AT49BV001NT-90TC
AT49BV001NT-90VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49BV001NT-90JI
AT49BV001NT-90PI
AT49BV001NT-90TI
AT49BV001NT-90VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
120
AT49BV001NT-12JC
AT49BV001NT-12PC
AT49BV001NT-12TC
AT49BV001NT-12VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49BV001NT-12JI
AT49BV001NT-12PI
AT49BV001NT-12TI
AT49BV001NT-12VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
32P6
32T
32V
19
1110C–FLASH–9/03
AT49LV001NT Ordering Information
tACC
(ns)
ICC (mA)
Ordering Code
Package
Operation Range
70
50
50
50
50
50
50
0.1
0.3
0.1
0.3
0.1
0.3
AT49LV001NT-70JC
AT49LV001NT-70PC
AT49LV001NT-70TC
AT49LV001NT-70VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49LV001NT-70JI
AT49LV001NT-70PI
AT49LV001NT-70TI
AT49LV001NT-70VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
90
AT49LV001NT-90JC
AT49LV001NT-90PC
AT49LV001NT-90TC
AT49LV001NT-90VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49LV001NT-90JI
AT49LV001NT-90PI
AT49LV001NT-90TI
AT49LV001NT-90VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
120
AT49LV001NT-12JC
AT49LV001NT-12PC
AT49LV001NT-12TC
AT49LV001NT-12VC
32J
Commercial
32P6
32T
32V
(0° to 70°C)
AT49LV001NT-12JI
AT49LV001NT-12PI
AT49LV001NT-12TI
AT49LV001NT-12VI
32J
Industrial
32P6
32T
32V
(-40° to 85°C)
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
32P6
32T
32V
20
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
AT49BV/LV001(N)(T)
Packaging Information
32J – PLCC
1.14(0.045) X 45˚
PIN NO. 1
IDENTIFIER
1.14(0.045) X 45˚
0.318(0.0125)
0.191(0.0075)
E2
E1
E
B1
B
e
A2
A1
D1
D
A
0.51(0.020)MAX
45˚ MAX (3X)
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
3.175
1.524
0.381
12.319
11.354
9.906
14.859
13.894
12.471
0.660
0.330
MAX
3.556
2.413
–
NOM
NOTE
SYMBOL
A
–
D2
A1
A2
D
–
–
–
12.573
D1
D2
E
–
11.506 Note 2
10.922
–
Notes:
1. This package conforms to JEDEC reference MS-016, Variation AE.
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
–
15.113
E1
E2
B
–
14.046 Note 2
13.487
–
–
–
0.813
3. Lead coplanarity is 0.004" (0.102 mm) maximum.
B1
e
0.533
1.270 TYP
10/04/01
TITLE
DRAWING NO.
REV.
2325 Orchard Parkway
San Jose, CA 95131
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)
32J
B
R
21
1110C–FLASH–9/03
32P6 – PDIP
D
PIN
1
E1
A
SEATING PLANE
A1
L
B
B1
e
E
COMMON DIMENSIONS
(Unit of Measure = mm)
0º ~ 15º REF
C
MIN
–
MAX
4.826
–
NOM
NOTE
SYMBOL
A
–
eB
A1
D
0.381
41.783
15.240
13.462
0.356
1.041
3.048
0.203
15.494
–
–
42.291 Note 1
15.875
E
–
E1
B
–
13.970 Note 1
0.559
–
B1
L
–
1.651
Note:
1. Dimensions D and E1 do not include mold Flash or Protrusion.
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").
–
3.556
C
–
–
0.381
eB
e
17.526
2.540 TYP
09/28/01
DRAWING NO. REV.
32P6
TITLE
2325 Orchard Parkway
San Jose, CA 95131
32P6, 32-lead (0.600"/15.24 mm Wide) Plastic Dual
Inline Package (PDIP)
B
R
22
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
AT49BV/LV001(N)(T)
32T – TSOP
PIN 1
0º ~ 8º
c
Pin 1 Identifier
D1
D
L
b
L1
e
A2
E
GAGE PLANE
A
SEATING PLANE
COMMON DIMENSIONS
(Unit of Measure = mm)
A1
MIN
–
MAX
1.20
0.15
1.05
20.20
NOM
–
NOTE
SYMBOL
A
A1
A2
D
0.05
0.95
19.80
18.30
7.90
0.50
–
1.00
Notes:
1. This package conforms to JEDEC reference MO-142, Variation BD.
2. Dimensions D1 and E do not include mold protrusion. Allowable
protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
3. Lead coplanarity is 0.10 mm maximum.
20.00
18.40
8.00
D1
E
18.50 Note 2
8.10
0.70
Note 2
L
0.60
L1
b
0.25 BASIC
0.22
0.17
0.10
0.27
0.21
c
–
e
0.50 BASIC
10/18/01
DRAWING NO. REV.
32T
TITLE
2325 Orchard Parkway
San Jose, CA 95131
32T, 32-lead (8 x 20 mm Package) Plastic Thin Small Outline
Package, Type I (TSOP)
B
R
23
1110C–FLASH–9/03
32V – VSOP
PIN 1
0º ~ 8º
c
Pin 1 Identifier
D1
D
L
b
L1
e
A2
E
GAGE PLANE
A
SEATING PLANE
COMMON DIMENSIONS
(Unit of Measure = mm)
A1
MIN
–
MAX
1.20
0.15
1.05
14.20
NOM
–
NOTE
SYMBOL
A
A1
A2
D
0.05
0.95
13.80
12.30
7.90
0.50
–
1.00
Notes:
1. This package conforms to JEDEC reference MO-142, Variation BA.
2. Dimensions D1 and E do not include mold protrusion. Allowable
protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
3. Lead coplanarity is 0.10 mm maximum.
14.00
12.40
8.00
D1
E
12.50 Note 2
8.10
0.70
Note 2
L
0.60
L1
b
0.25 BASIC
0.22
0.17
0.10
0.27
0.21
c
–
e
0.50 BASIC
10/18/01
DRAWING NO. REV.
TITLE
2325 Orchard Parkway
San Jose, CA 95131
32V, 32-lead (8 x 14 mm Package) Plastic Thin Small Outline
Package, Type I (VSOP)
32V
B
R
24
AT49BV/LV001(N)(T)
1110C–FLASH–9/03
Atmel Corporation
Atmel Operations
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Memory
RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
Regional Headquarters
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743
Literature Requests
www.atmel.com/literature
Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard
warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any
errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and
does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are
granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use
as critical components in life support devices or systems.
© Atmel Corporation 2003. All rights reserved. Atmel® and combinations thereof are the registered trademarks and Battery-Voltage™ is the
trademark of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.
Printed on recycled paper.
1110C–FLASH–9/03
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 211
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 211
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 211
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 211
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 211
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 211
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 211
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 211
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 211
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 211
-
VISHAY
©2020 ICPDF网 联系我们和版权申明