AT88SC12816C-SU [ATMEL]
CryptoMemory 128 Kbit; CryptoMemory 128 Kbit的
| 型号： | AT88SC12816C-SU |
| 厂家： | 
ATMEL |
| 描述： | CryptoMemory 128 Kbit |
| 文件： | 总21页 (文件大小：189K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Features
• One of a Family of 9 Devices with User Memories from 1-Kbit to 256-Kbit
• 128-Kbit (16-Kbyte) EEPROM User Memory
⎯ Sixteen 1-Kbyte (8-Kbit) Zones
⎯ Self-timed Write Cycle
⎯ Single Byte or 128-byte Page Write Mode
⎯ Programmable Access Rights for Each Zone
• 2-Kbit Configuration Zone
CryptoMemory
128 Kbit
⎯ 37-byte OTP Area for User-defined Codes
⎯ 160-byte Area for User-defined Keys and Passwords
• High Security Features
⎯ 64-bit Mutual Authentication Protocol (Under License of ELVA)
⎯ Encrypted Checksum
AT88SC12816C
Summary
⎯ Stream Encryption
⎯ Four Key Sets for Authentication and Encryption
⎯ Eight Sets of Two 24-bit Passwords
⎯ Anti-tearing Function
⎯ Voltage and Frequency Monitor
• Smart Card Features
⎯ ISO 7816 Class A (5V) or Class B (3V) Operation
⎯ ISO 7816-3 Asynchronous T = 0 Protocol (Gemplus® Patent) *
⎯ Supports Protocol and Parameters Selection for Faster Operation
⎯ Multiple Zones, Key Sets and Passwords for Multi-application Use
⎯ Synchronous 2-wire Serial Interface for Faster Device Initialization *
⎯ Programmable 8-byte Answer-to-reset Register
⎯ ISO 7816-2 Compliant Modules
• Embedded Application Features
⎯ Low Voltage Operation: 2.7V to 5.5V
⎯ Secure Nonvolatile Storage for Sensitive System or User Information
⎯ 2-wire Serial Interface
⎯ 1.0 MHz Compatibility for Fast Operation
⎯ Standard 8-lead Plastic Packages, Green Compliant (exceeds RoHS)
⎯ Same Pinout as 2-wire Serial EEPROMs
• High Reliability
⎯ Endurance: 100,000 Cycles
⎯ Data Retention: 10 years
⎯ ESD Protection: 4,000V min
* Note: Modules available with either T=0 / 2-wire modes or 2-wire mode only.
5016KS–SMEM–08/09
Table 1. Pin Assignments
Pad Description
VCC
GND
ISO Module TWI Module “SOIC PDIP”
Supply Voltage
Ground
C1
C1
8
C5
C3
C7
C2
C5
C3
C7
NC
4
6
SCL/CLK Serial Clock Input
SDA/IO
RST
Serial Data Input/Output
5
Reset Input
NC
Figure 1.
Pin Configuration
ISO Smart Card Module
8-lead SOIC, PDIP
VCC=C1
C5=GND
C6=NC
NC
NC
NC
VCC
1
2
3
4
8
7
6
5
RST=C2
SCL/CLK=C3
NC=C4
NC
C7=SDA/IO
C8=NC
SCL
SDA
GND
TWI Smart Card Module
VCC=C1
NC=C2
C5=GND
C6=NC
SCL/CLK=C3
NC=C4
C7=SDA/IO
C8=NC
1.
Description
The AT88SC12816C member of the CryptoMemory® family is a high-performance secure memory providing 128 Kbits
of user memory with advanced security and cryptographic features built in. The user memory is divided into 16 1-Kbyte
zones, each of which may be individually set with different security access rights or effectively combined together to
provide space for one to sixteen data files.
1.1.
Smart Card Applications
The AT88SC12816C provides high security, low cost, and ease of implementation without the need for a
microprocessor operating system. The embedded cryptographic engine provides for dynamic and symmetric mutual
authentication between the device and host, as well as performing stream encryption for all data and passwords
exchanged between the device and host. Up to four unique key sets may be used for these operations. The
AT88SC12816C offers the ability to communicate with virtually any smart card reader using the asynchronous T = 0
protocol (Gemplus Patent) defined in ISO 7816-3. Communication speeds up to 153,600 baud are supported by
utilizing ISO 7816-3 Protocol and Parameter Selection.
2
AT88SC12816C
5016KS–SMEM–08/09
AT88SC12816C
1.2.
Embedded Applications
Through dynamic and symmetric mutual authentication, data encryption, and the use of encrypted checksums, the
AT88SC12816C provides a secure place for storage of sensitive information within a system. With its tamper detection
circuits, this information remains safe even under attack. A 2-wire serial interface running at 1.0 MHz is used for fast
and efficient communications with up to 15 devices that may be individually addressed. The AT88SC12816C is
available in industry standard 8-lead packages with the same familiar pinout as 2-wire serial EEPROMs.
Figure 2.
Block Diagram
Authentication,
Encryption and
Certification Unit
VCC
GND
Random
Generator
Power
Management
Synchronous
Interface
Data Transfer
SCL/CLK
SDA/IO
Password
Verification
Asynchronous
ISO Interface
EEPROM
Reset Block
RST
Answer to Reset
2.
Pin Descriptions
2.1.
Supply Voltage (VCC)
The VCC input is a 2.7V to 5.5V positive voltage supplied by the host.
2.2.
2.3.
Clock (SCL/CLK)
In the asynchronous T = 0 protocol, the SCL/CLK input is used to provide the device with a carrier frequency f. The
nominal length of one bit emitted on I/O is defined as an “elementary time unit” (ETU) and is equal to 372/ f. When the
synchronous protocol is used, the SCL/CLK input is used to positive edge clock data into the device and negative edge
clock data out of the device.
Reset (RST)
The AT88SC12816C provides an ISO 7816-3 compliant asynchronous answer to reset sequence. When the reset
sequence is activated, the device will output the data programmed into the 64-bit answer-to-reset register. An internal
pull-up on the RST input pad allows the device to be used in synchronous mode without bonding RST. The
AT88SC12816C does not support the synchronous answer-to-reset sequence.
3
5016KS–SMEM–08/09
2.4.
Serial Data (SDA/IO)
The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wired with any number of
other open drain or open collector devices. An external pull-up resistor should be connected between SDA and VCC.
The value of this resistor and the system capacitance loading the SDA bus will determine the rise time of SDA. This
rise time will determine the maximum frequency during read operations. Low value pull-up resistors will allow higher
frequency operations while drawing higher average power. SDA/IO information applies to both asynchronous and
synchronous protocols.
When the synchronous protocol is used, the SCL/CLK input is used to positive edge clock data into the device and
negative edge clock data out of the device.
3.
*Absolute Maximum Ratings
*NOTICE: Stresses beyond those listed under “Absolute
Operating Temperature.............................−40°C to +85°C
Maximum Ratings” may cause permanent
Storage Temperature ............................−65°C to + 150°C
damage to the device. This is a stress rating
only and functional operation of the device at
these or any other condition beyond those
indicated in the operational sections of this
specification is not implied. Exposure to
absolute maximum rating conditions for
extended periods of time may affect device
reliability.
Voltage on Any Pin
with Respect to Ground .......................− 0.7 to VCC +0.7V
Maximum Operating Voltage.......................................6.0V
DC Output Current ..................................................5.0 mA
Table 2.
DC Characteristics
Applicable over recommended operating range from VCC = +2.7 to 5.5V, TAC = -40°C to +85°C (unless otherwise noted)
Symbol
Parameter
Supply Voltage
Test Condition
Min
Typ
Max
Units
(2)
VCC
2.7
5.5
V
ICC
ICC
ICC
ICC
ISB
Supply Current (VCC = 5.5V)
Supply Current (VCC = 5.5V)
Supply Current (VCC = 5.5V)
Supply Current (VCC = 5.5V)
Standby Current (VCC = 5.5V)
SDA/IO Input Low Threshold
SCL/CLK Input Low Threshold
RST Input Low Threshold
SDA/IO Input High Threshold
SCL/CLK Input High Threshold
RST Input High Threshold
SDA/IO Input Low Current
SCL/CLK Input Low Current
RST Input Low Current
Async READ at 3.57MHz
Async WRITE at 3.57MHz
Synch READ at 1MHz
Synch WRITE at 1MHz
VIN = VCC or GND
5
mA
mA
mA
mA
mA
V
5
5
5
1
(1)
VIL
0
VCC x 0.2
VCC x 0.2
VCC x 0.2
VCC
(1)
VIL
0
V
(1)
VIL
0
V
(1)(2)
VIH
VCC x 0.7
VCC x 0.7
VCC x 0.7
V
(1)(2)
VIH
VCC
V
(1)(2)
VIH
VCC
V
IIL
IIL
IIL
IIH
IIH
0 < VIL < VCC x 0.15
0 < VIL < VCC x 0.15
0 < VIL < VCC x 0.15
VCC x 0.7 < VIH < VCC
VCC x 0.7 < VIH < VCC
15
μA
μA
μA
μA
μA
15
50
SDA/IO Input High Current
SCL/CLK Input High Current
20
100
4
AT88SC12816C
5016KS–SMEM–08/09
AT88SC12816C
Symbol
IIH
Parameter
Test Condition
Min
Typ
Max
Units
RST Input High Current
VCC x 0.7 < VIH < VCC
150
μA
VOH
VOL
IOH
SDA/IO Output High Voltage
SDA/IO Output Low Voltage
SDA/IO Output High Current
20K ohm external pull-up
VCC x 0.7
0
VCC
VCC x 0.15
20
V
V
IOL = 1mA
VOH
μA
Notes: 1. VIL min and VIH max are reference only and are not tested.
2. To prevent Latch Up Conditions from occurring during Power Up of the AT88SCxxxxC, VCC must be turned
on before applying VIH. For Powering Down, VIH must be removed before turning VCC off.
5
5016KS–SMEM–08/09
Table 3.
AC Characteristics
Applicable over recommended operating range from VCC = +2.7 to 5.5V, TAC = -40°C to +85°C, CL = 30pF
(unless otherwise noted)
Symbol
fCLK
Parameter
Async Clock Frequency (VCC Range: +4.5 - 5.5V)
Async Clock Frequency (VCC Range: +2.7 - 3.3V)
Synch Clock Frequency
Clock Duty cycle
Min
1
Max
Units
MHZ
MHZ
MHZ
%
5
fCLK
1
4
fCLK
0
1
40
60
tR
Rise Time - I/O, RST
1
μS
tF
Fall Time - I/O, RST
1
μS
tR
Rise Time - CLK
9% x period
9% x period
35
μS
tF
Fall Time - CLK
μS
tAA
Clock Low to Data Out Valid
Start Hold Time
nS
tHD.STA
tSU.STA
tHD.DAT
tSU.DAT
tSU.STO
tDH
200
200
10
nS
Start Set-up Time
nS
Data In Hold Time
nS
Data In Set-up Time
100
200
20
nS
Stop Set-up Time
nS
Data Out Hold Time
nS
tWR
Write Cycle Time (at 25°C)
Write Cycle Time (-40° to +85°C)
5
7
mS
mS
tWR
4.
Device Operation for Synchronous Protocols
CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin
may change only during SCL low time periods (see Figure 5 on page 8). Data changes
during SCL high periods will indicate a start or stop condition as defined below.
START CONDITION:
STOP CONDITION:
ACKNOWLEDGE:
A high-to-low transition of SDA with SCL high is a start condition which must precede any
other command (see Figure 6 on page 8).
A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the
stop command will place the EEPROM in a standby power mode (see Figure 6 on page 8).
All addresses and data words are serially transmitted to and from the EEPROM in 8-bit
words. The EEPROM sends a zero to acknowledge that it has received each word. This
happens during the ninth clock cycle.
MEMORY RESET:
After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by
following these steps:
1. Clock up to 9 cycles.
2. Look for SDA high in each cycle while SCL is high.
3. Create a start condition.
6
AT88SC12816C
5016KS–SMEM–08/09
AT88SC12816C
Figure 3.
Bus Timing for 2 wire communications: SCL: Serial Clock, SDA – Serial Data I/O
tHIGH
tF
tR
tLOW
tLOW
SCL
tSU.STA
tHD.STA
tHD.DAT
tSU.DAT
tSU.STO
SDA IN
tAA
tDH
tBUF
SDA OUT
Figure 4.
Write Cycle Timing: SCL: Serial Clock, SDA – Serial Data I/O
SCL
ACK
SDA
8th BIT
WORDn
(1)
t
wr
START
STOP
CONDITION
CONDITION
Note:
The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal
clear/write cycle.
7
5016KS–SMEM–08/09
Figure 5.
Data Validity
SDA
SCL
DATA STABLE
DATA STABLE
DATA
CHANGE
ALLOWED
Figure 6.
Start and Stop Definitions
SDA
SCL
START
STOP
Figure 7.
Output Acknowledge
1
8
9
SCL
DATA IN
DATA OUT
START
ACKNOWLEDGE
8
AT88SC12816C
5016KS–SMEM–08/09
AT88SC12816C
5.
Device Architecture
User Zones
5.1.
The EEPROM user memory is divided into 16 zones of 8,192 bits each. Multiple zones allow for different types of data
or files to be stored in different zones. Access to the user zones is allowed only after security requirements have been
met. These security requirements are defined by theuser during the personalization of the device in the configuration
memory. If the same security requirements are selected for multiple zones, then these zones may effectively be
accessed as one larger zone.
Figure 8.
User Zones
Zone
$0
$1
$2
$3
$4
$5
$6
$7
$000
─
1024 Bytes
User 0
─
$3F8
$000
─
User 1
─
─
─
─
$3F8
$000
─
User 14
1024 Bytes
User 15
─
$3F8
6.
Control Logic
Access to the user zones occurs only through the control logic built into the device. This logic is configurable through
access registers, key registers and keys programmed into the configuration memory during device personalization.
Also implemented in the control logic is a cryptographic engine for performing the various higher-level security
functions of the device.
9
5016KS–SMEM–08/09
7.
Configuration Memory
The configuration memory consists of 2048 bits of EEPROM memory used for storing passwords, keys and codes and
for defining security levels to be used for each user zone. Access rights to the configuration memory are defined in the
control logic and may not be altered by the user.
Figure 9.
Configuration Memory
$0
$1
$2
$3
$4
$5
$6
$7
$00
$08
$10
$18
$20
$28
$30
$38
$40
$48
$50
$58
$60
$68
$70
$78
$80
$88
$90
$98
$A0
$A8
$B0
$B8
$C0
$C8
$D0
$D8
$E0
$E8
$F0
$F8
Answer to Reset
Identification
Read Only
Fab Code
MTZ
Card Manufacturer Code
Lot History Code
DCR
AR0
AR4
AR8
AR12
Identification Number Nc
PR0
PR4
AR1
AR5
PR1
PR5
AR2
AR6
PR2
PR6
AR3
AR7
PR3
PR7
Access Control
PR8
AR9
PR9
AR10
AR14
PR10
PR14
AR11
AR15
PR11
PR15
PR12
AR13
PR13
Issuer Code
For Authentication and Encryption use
Cryptography
For Authentication and Encryption use
Secret
PAC
PAC
PAC
PAC
PAC
PAC
PAC
PAC
Write 0
Write 1
Write 2
Write 3
Write 4
Write 5
Write 6
Write 7
PAC
PAC
PAC
PAC
PAC
PAC
PAC
PAC
Read 0
Read 1
Read 2
Read 3
Read 4
Read 5
Read 6
Read 7
Password
Forbidden
Reserved
10
AT88SC12816C
5016KS–SMEM–08/09
AT88SC12816C
8.
9.
Security Fuses
There are three fuses on the device that must be blown during the device personalization process. Each fuse locks
certain portions of the configuration memory as OTP memory. Fuses are designed for the module manufacturer, card
manufacturer and card issuer and should be blown in sequence, although all programming of the device and blowing of
the fuses may be performed at one final step.
Protocol Selection
The AT88SC12816C supports two different communication protocols.
Smart Card Applications:The asynchronous T = 0 protocol defined by ISO 7816-3 is used for compatibility with the
industry’s standard smart card readers.
Embedded Applications: A 2-wire serial interface is used for fast and efficient communication with logic or controllers.
The power-up sequence determines which of the two communication protocols will be used.
9.1.
Asynchronous T = 0 Protocol
This power-up sequence complies with ISO 7816-3 for a cold reset in smart card applications.
• VCC goes high; RST, I/O-SDA and CLK-SCL are low.
• Set I/O-SDA in receive mode.
• Provide a clock signal to CLK-SCL.
• RST goes high after 400 clock cycles.
The device will respond with a 64-bit ATR code, including historical bytes to indicate the memory density within the
CryptoMemory family. Once the asynchronous mode has been selected, it is not possible to switch to the synchronous
mode without powering off the device.
Figure 10. Asynchronous T = 0 Protocol (Gemplus Patent)
V
cc
ATR
I/O-SDA
RST
CLK-SCL
After a successful ATR, the Protocol and Parameter Selection (PPS) protocol, as defined by ISO 7816-3, may be used
to negotiate the communications speed with CryptoMemory devices 32 Kbits and larger. CryptoMemory supports
D values of 1, 2, 4, 8, 12, and 16 for an F value of 372. Also supported are D values of 8 and 16 for F = 512. This
allows selection of 8 communications speeds ranging from 9600 baud to 153,600 baud.
11
5016KS–SMEM–08/09
9.2.
Synchronous 2-wire Serial Interface
The synchronous mode is the default after powering up VCC due to an internal pull-up on RST. For embedded
applications using CryptoMemory in standard plastic packages, this is the only communication protocol.
• Power-up VCC, RST goes high also.
• After stable VCC, CLK-SCL and I/O-SDA may be driven.
Figure 11. Synchronous 2-wire Protocol
V
cc
I/O-SDA
RST
1
2
4
5
3
CLK-SCL
Note: Five clock pulses must be sent before the first command is issued.
10.
Communication Security Modes
Communications between the device and host operate in three basic modes. Standard mode is the default mode for
the device after power-up. Authentication mode is activated by a successful authentication sequence. Encryption mode
is activated by a successful encryption activation following a successful authentication.
Table 4.
Mode
Standard
Communication Security Modes(1)
Configuration Data
clear
User Data
clear
Passwords
clear
Data Integrity Check
MDC
MAC
MAC
Authentication
Encryption
clear
clear
clear
encrypted
encrypted
encrypted
Note: 1. Configuration data include viewable areas of the Configuration Zone except the passwords:
MDC: Modification Detection Code
MAC: Message Authentication Code.
12
AT88SC12816C
5016KS–SMEM–08/09
AT88SC12816C
11.
Security Options
11.1. Anti-tearing
In the event of a power loss during a write cycle, the integrity of the device’s stored data may be recovered. This
function is optional: the host may choose to activate the anti-tearing function, depending on application requirements.
When anti-tearing is active, write commands take longer to execute, since more write cycles are required to complete
them, and data are limited to eight bytes.
Data are written first to a buffer zone in EEPROM instead of the intended destination address, but with the same
access conditions. The data are then written in the required location. If this second write cycle is interrupted due to a
power loss, the device will automatically recover the data from the system buffer zone at the next power-up.
In 2-wire mode, the host is required to perform ACK polling for up to 8 ms after write commands when anti-tearing is
active. At power-up, the host is required to perform ACK polling, in some cases for up to 2 ms, in the event that the
device needs to carry out the data recovery process.
11.2. Write Lock
If a user zone is configured in the write lock mode, the lowest address byte of an 8-byte page constitutes a write access
byte for the bytes of that page.
Example
The write lock byte at $080 controls the bytes from $080 to $087.
Figure 12. Write Lock Example
Address
$0
11011001 xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx
locked locked locked
$1
$2
$3
$4
$5
$6
$7
$080
The write lock byte may also be locked by writing its least significant (rightmost) bit to “0”. Moreover, when write lock
mode is activated, the write lock byte can only be programmed – that is, bits written to “0” cannot return to “1”.
In the write lock configuration, only one byte can be written at a time. Even if several bytes are received, only the first
byte will be taken into account by the device.
13
5016KS–SMEM–08/09
12.
Password Verification
Passwords may be used to protect read and/or write access of any user zone. When a valid password is presented, it
is memorized and active until power is turned off, unless a new password is presented or RST becomes active. There
are eight password sets that may be used to protect any user zone. Only one password is active at a time, but write
passwords give read access also.
12.1. Authentication Protocol
The access to a user zone may be protected by an authentication protocol. Any one of four keys may be selected to
use with a user zone.
The authentication success is memorized and active as long as the chip is powered, unless a new authentication is
initialized or RST becomes active. If the new authentication request is not validated, the card loses its previous
authentication and it should be presented again. Only the last request is memorized.
Note: Password and authentication may be presented at any time and in any order. If the trials limit has been
reached (after four consecutive incorrect attempts), the password verification or authentication process will not
be taken into account.
Figure 13. Password and Authentication Operations
Device (Card)
Card Number
Host (Reader)
COMPUTE Challenge A
Challenge A
AUTHENTICATION
VERIFY A
COMPUTE Challenge B
Challenge B
VERIFY B
READ ACCESS
WRITE ACCESS
VERIFY RPW
DATA
Read Password (RPW)
VERIFY CS
Checksum (CS)
VERIFY WPW
VERIFY CS
Write DATA
Write Password (WPW)
DATA
CS
14
AT88SC12816C
5016KS–SMEM–08/09
AT88SC12816C
12.2. Checksum
The AT88SC12816C implements a data validity check function in the form of a checksum, which may function in
standard, authentication or encryption modes.
In the standard mode, the checksum is implemented as a Modification Detection Code (MDC), in which the host may
read a MDC from the device in order to verify that the data sent was received correctly.
In the authentication and encryption modes, the checksum becomes more powerful since it provides a bidirectional
data integrity check and data origin authentication capability in the form of a Message Authentication Code (MAC).
Only the host/device that carried out a valid authentication is capable of computing a valid MAC. While operating in the
authentication or encryption modes, the use of a MAC is required. For an ongoing command, if the device calculates a
MAC different from the MAC transmitted by the host, not only is the command abandoned but the mode is also reset. A
new authentication and/or encryption activation will be required to reactivate the MAC.
12.3. Encryption
The data exchanged between the device and the host during read, write and verify password commands may be
encrypted to ensure data confidentiality.
The issuer may choose to require encryption for a user zone by settings made in the configuration memory. Any one of
four keys may be selected for use with a user zone. In this case, activation of the encryption mode is required in order
to read/write data in the zone and only encrypted data will be transmitted. Even if not required, the host may elect to
activate encryption provided the proper keys are known.
12.4. Supervisor Mode
Enabling this feature allows the holder of one specific password to gain full access to all eight password sets, including
the ability to change passwords.
12.5. Modify Forbidden
No write access is allowed in a user zone protected with this feature at any time. The user zone must be written during
device personalization prior to blowing the security fuses.
12.6. Program Only
For a user zone protected by this feature, data within the zone may be changed from a “1” to a “0”, but never from a “0”
to a “1”.
13.
Initial Device Programming
To enable the security features of CryptoMemory, the device must first be personalized to set up several registers and
load in the appropriate passwords and keys. This is accomplished through programming the configuration memory of
CryptoMemory using simple write and read commands. To gain access to the configuration memory, the secure code
must first be successfully presented. For the AT88SC12816C device, the secure code is $22 EF 67. After writing and
verifying data in the configuration memory, the security fuses must be blown to lock this information in the device. For
additional information on personalizing CryptoMemory, please see the application notes Programming CryptoMemory
for Embedded Applications and Initializing CryptoMemory for Smart Card Applications (at www.Atmel.com).
15
5016KS–SMEM–08/09
14.
Ordering Information
Ordering Code
Package
Voltage Range
Temperature Range
M2 – J Module - ISO
M2 – J Module - TWI
AT88SC12816C-MJ
AT88SC12816C-MJTG
2.7V–5.5V
Commercial (0°C–70°C)
AT88SC12816C-PU
AT88SC12816C-SU
8P3
8S1
Green compliant (exceeds RoHS) /
2.7V–5.5V
2.7V–5.5V
Industrial (−40°C–85°C)
AT88SC12816C-WI
7 mil wafer
Industrial (−40°C–85°C)
Package Type(1) (2)
Description
M2 – J Module : ISO or TWI
M2 ISO 7816 Smart Card Module
8P3
8S1
8-lead, 0.300” Wide, Plastic Dual Inline Package (PDIP)
8-lead, 0.150” Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)
Note: 1. Formal drawings may be obtained from an Atmel sales office.
2. The J Module Package is used for either ISO (T=0 / 2-wire mode) or TWI (2-wire mode only).
16
AT88SC12816C
5016KS–SMEM–08/09
AT88SC12816C
15.
Packaging Information
Ordering Code: MJ or MJTG
Module Size: M2
Dimension*: 12.6 x 11.4 [mm]
Glob Top: Round - ∅ 8.5 [mm]
Thickness: 0.58 [mm]
Pitch: 14.25 mm
*Note: The module dimensions listed refer to the dimensions of the exposed metal contact area. The actual
dimensions of the module after excise or punching from the carrier tape are generally 0.4 mm greater in both
directions (i.e., a punched M2 module will yield 13.0 x 11.8 mm).
17
5016KS–SMEM–08/09
15.1. Ordering Code: SU
8S1 – JEDEC SOIC
C
1
E
E1
N
L
Top View
End View
COMMON DIMENSIONS
(Unit of Measure = mm)
e
b
A
MIN
1.35
0.10
MAX
1.75
0.25
NOM
NOTE
SYMBOL
A
–
–
A1
A1
b
0.31
0.17
4.80
3.81
5.79
–
0.51
0.25
5.05
3.99
6.20
C
D
E1
E
e
–
–
–
D
–
1.27 BSC
L
0.40
–
–
1.27
Side View
0˚
8˚
Note:
These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions,
tolerances, datums, etc.
3/17/05
DRAWING NO. REV.
8S1
TITLE
1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing
Small Outline (JEDEC SOIC)
C
18
AT88SC12816C
5016KS–SMEM–08/09
AT88SC12816C
15.2. Ordering Code: PU
8P3 – PDIP
E
1
E1
N
Top View
c
eA
End View
COMMON DIMENSIONS
(Unit of Measure = inches)
D
e
MIN
−
MAX
0.210
0.195
0.022
0.070
0.045
0.014
0.400
−
NOM
−
NOTE
SYMBOL
D1
A2 A
A
2
A2
b
0.115
0.014
0.045
0.030
0.008
0.355
0.005
0.300
0.240
0.130
0.018
0.060
0.039
0.010
0.365
−
5
6
6
b2
b3
c
D
3
3
4
3
D1
E
b2
L
0.310
0.250
0.325
0.280
b3
4 PLCS
E1
e
b
0.100 BSC
0.300 BSC
0.130
Side View
eA
L
4
2
0.115
0.150
Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional
information.
2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
3. D, D1 and E1 dimensions do not include mold Flash or prortusions. Mold Flash or protrusions shall not
exceed 0.010 inch.
4. E and eA measured with the leads constrained to be perpendicular to datum.
5. Pointed or rounded lead tips are preferred to ease insertion.
6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed
0.010 (0.25 mm).
01/09/02
DRAWING NO. REV.
8P3
TITLE
2325 Orchard Parkway
San Jose, CA 95131
8P3, 8-lead, 0.300" Wide Body, Plastic Dual
In-line Package (PDIP)
B
R
19
5016KS–SMEM–08/09
Appendix A. Revision History
Doc. Rev.
Date
Comments
5014KS
08/2009
Updated TWI module information
5014JS
08/2009
Updated pin assignments and configuration figure
Added note under features
Updated Absolute Maximum Ratings
Ordering code, package type and note updated
Packaging Information – added “or MJTG”
5016JS
02/2009
Features Section – add ‘Green compliant (exceeds RoHS) to end of ‘Standard 8-lead
Plastic Packages’ bullet
Added Note to DC Characteristics table and applied to VCC and all 3 instances of VIH
symbols in table.
Ordering Information page: Add ‘Green compliant (exceeds
RoHS) to middle row of Temperature Range
Replace ‘Lead-free/Halogen-free. Keep industrial
Updated to 2009 Copyright..
5016IS
5016HS
5016GS
5016GS
01/2009
11/2008
Removed P module offering.
Updated timing diagrams.
Final release version.
04/14/2007
01/26/2007
Replaced User Zone, Configuration Memory, and Write Lock Example tables with new
information.
5016GS
03/2007
Implemented revision history.
Removed Industrial package offerings.
Removed 8Y4 package offering.
20
AT88SC12816C
5016KS–SMEM–08/09
Headquarters
International
Atmel Corporation
Atmel Asia
Atmel Europe
Atmel Japan
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Unit 1-5 & 16, 19/F
Le Krebs
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-
Yvelines Cedex
France
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
BEA Tower, Millennium City 5
418 Kwun Tong Road
Kwun Tong, Kowloon
Hong Kong
Tel: (852) 2245-6100
Fax: (852) 2722-1369
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11
Product Contact
Web Site
Technical Support
Sales Contact
www.atmel.com
securemem@atmel.com
www.atmel.com/contacts
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND
CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED
OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY,
FITNESS FOR
A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED
OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this
document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to
update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive
applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© 2009 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, CryptoMemory® and others, are registered trademarks or
trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
5016KS–SMEM–08/09
相关型号：
AT88SC12816C-Y4U
EEPROM, 128KX1, Serial, CMOS, 6 X 4.90 MM, LEAD FREE AND HALOGEN FREE, SAP-8
MICROCHIP
©2020 ICPDF网 联系我们和版权申明