AT89C1051U-24SJ [ATMEL]
Microcontroller, 8-Bit, FLASH, 24MHz, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOIC-20;
| 型号： | AT89C1051U-24SJ |
| 厂家： | 
ATMEL |
| 描述： | Microcontroller, 8-Bit, FLASH, 24MHz, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOIC-20 微控制器和处理器 外围集成电路 光电二极管 时钟 |
| 文件： | 总15页 (文件大小：201K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Features
• Compatible with MCS-51™ Products
• 1K Bytes of Reprogrammable Flash Memory
– Endurance: 1,000 Write/Erase Cycles
• 2.7V to 6V Operating Range
• Fully Static Operation: 0 Hz to 24 MHz
• Two-level Program Memory Lock
• 64 x 8-bit Internal RAM
• 15 Programmable I/O Lines
• Two 16-bit Timer/Counters
• Six Interrupt Sources
• Programmable Serial UART Channel
• Direct LED Drive Outputs
8-bit
Microcontroller
with 1K Byte
Flash
• On-chip Analog Comparator
• Low-power Idle and Power-down Modes
Description
The AT89C1051U is a low-voltage, high-performance CMOS 8-bit microcomputer with
1K byte of Flash programmable and erasable read only memory. It has the same func-
tionality and operation as the AT89C1051 with the addition of a UART programmable
serial port. The device is manufactured using Atmel’s high-density nonvolatile memory
technology and is compatible with the industry-standard MCS-51 instruction set. By
combining a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel
AT89C1051U is a powerful microcomputer which provides a highly-flexible and cost-
effective solution to many embedded control applications.
AT89C1051U
The AT89C1051U provides the following standard features: 1K byte of Flash, 64 bytes
of RAM, 15 I/O lines, two 16-bit timer/counters, a five-vector, two-level interrupt archi-
tecture, a full duplex serial port, a precision analog comparator, on-chip oscillator and
clock circuitry. In addition, the AT89C1051U is designed with static logic for operation
down to zero frequency and supports two software-selectable power saving modes.
The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port and
interrupt system to continue functioning. The power-down mode saves the RAM con-
tents but freezes the oscillator disabling all other chip functions until the next hardware
reset.
Pin Configuration
PDIP/SOIC
RST/VPP
(RXD) P3.0
(TXD) P3.1
XTAL2
1
2
3
4
5
6
7
8
9
20 VCC
19 P1.7
18 P1.6
17 P1.5
XTAL1
16 P1.4
(INT0) P3.2
(INT1) P3.3
(TO) P3.4
(T1) P3.5
15 P1.3
14 P1.2
13 P1.1 (AIN1)
12 P1.0 (AIN0)
11 P3.7
GND 10
Rev. 1045C–02/00
Block Diagram
V
CC
RAM ADDR.
REGISTER
RAM
FLASH
GND
PROGRAM
ADDRESS
REGISTER
B
STACK
POINTER
ACC
REGISTER
BUFFER
TMP2
TMP1
PC
INCREMENTER
ALU
INTERRUPT, SERIAL PORT,
AND TIMER BLOCKS
PROGRAM
COUNTER
PSW
TIMING
AND
CONTROL
INSTRUCTION
REGISTER
DPTR
RST
PORT1
LATCH
PORT3
LATCH
ANALOG
COMPARATOR
OSC
PORT1 DRIVERS
P1.0 - P1.7
PORT3 DRIVERS
P3.0 - P3.5
P3.7
AT89C1051U
2
AT89C1051U
Each machine cycle takes 12 oscillator or clock cycles.
Pin Description
XTAL1
VCC
Input to the inverting oscillator amplifier and input to the
internal clock operating circuit.
Supply voltage.
GND
XTAL2
Ground.
Output from the inverting oscillator amplifier.
Port 1
Oscillator Characteristics
Port 1 is an 8-bit bidirectional I/O port. Port pins P1.2 to
P1.7 provide internal pullups. P1.0 and P1.1 require exter-
nal pullups. P1.0 and P1.1 also serve as the positive input
(AIN0) and the negative input (AIN1), respectively, of the
on-chip precision analog comparator. The Port 1 output
buffers can sink 20 mA and can drive LED displays directly.
When 1s are written to Port 1 pins, they can be used as
inputs. When pins P1.2 to P1.7 are used as inputs and are
externally pulled low, they will source current (IIL) because
of the internal pullups.
XTAL1 and XTAL2 are the input and output, respectively,
of an inverting amplifier which can be configured for use as
an on-chip oscillator, as shown in Figure 1. Either a quartz
crystal or ceramic resonator may be used. To drive the
device from an external clock source, XTAL2 should be left
unconnected while XTAL1 is driven as shown in Figure 2.
There are no requirements on the duty cycle of the external
clock signal, since the input to the internal clocking circuitry
is through a divide-by-two flip-flop, but minimum and maxi-
mum voltage high and low time specifications must be
observed.
Port 1 also receives code data during Flash programming
and verification.
Port 3
Figure 1. Oscillator Connections
Port 3 pins P3.0 to P3.5, P3.7 are seven bidirectional I/O
pins with internal pullups. P3.6 is hard-wired as an input to
the output of the on-chip comparator and is not accessible
as a general purpose I/O pin. The Port 3 output buffers can
sink 20 mA. When 1s are written to Port 3 pins they are
pulled high by the internal pullups and can be used as
inputs. As inputs, Port 3 pins that are externally being
pulled low will source current (IIL) because of the pullups.
Port 3 also serves the functions of various special features
of the AT89C1051U as listed below:
Port Pin
P3.0
Alternate Functions
RXD (serial input port)
TXD (serial output port)
INT0 (external interrupt 0)
INT1 (external interrupt 1)
T0 (timer 0 external input)
T1 (timer 1 external input)
Note:
C1, C2= 30 pF 10 pF for Crystals
= 40 pF 10 pF for Ceramic Resonators
P3.1
P3.2
Figure 2. External Clock Drive Configuration
P3.3
P3.4
P3.5
Port 3 also receives some control signals for Flash pro-
gramming and verification.
RST
Reset input. All I/O pins are reset to 1s as soon as RST
goes high. Holding the RST pin high for two machine
cycles while the oscillator is running resets the device.
3
Special Function Registers
A map of the on-chip memory area called the Special Func-
tion Register (SFR) space is shown in the table below.
User software should not write 1s to these unlisted loca-
tions, since they may be used in future products to invoke
new features. In that case, the reset or inactive values of
the new bits will always be 0.
Note that not all of the addresses are occupied, and unoc-
cupied addresses may not be implemented on the chip.
Read accesses to these addresses will in general return
random data, and write accesses will have an indetermi-
nate effect.
Table 1. AT89C1051U SFR Map and Reset Values
0F8H
0FFH
0F7H
0EFH
0E7H
0DFH
0D7H
0CFH
0C7H
0BFH
0B7H
0AFH
0A7H
9FH
0F0H
0E8H
0E0H
0D8H
0D0H
0C8H
0C0H
0B8H
0B0H
0A8H
0A0H
98H
B
00000000
ACC
00000000
PSW
00000000
IP
XXX00000
P3
11111111
IE
0XX00000
SCON
SBUF
00000000
XXXXXXXX
90H
P1
97H
11111111
88H
TCON
00000000
TMOD
00000000
TL0
00000000
TL1
00000000
TH0
00000000
TH1
00000000
8FH
87H
80H
SP
DPL
DPH
PCON
00000111
00000000
00000000
0XXX0000
AT89C1051U
4
AT89C1051U
operation can be found in the Hardware Description section
of the Atmel AT89 series flash MCU data book.
Restrictions on Certain Instructions
The AT89C1051U and is an economical and cost-effective
member of Atmel’s growing family of microcontrollers. It
contains 1K byte of flash program memory. It is fully com-
patible with the MCS-51 architecture, and can be
programmed using the MCS-51 instruction set. However,
there are a few considerations one must keep in mind
when utilizing certain instructions to program this device.
Note:
1. This feature is not available on the AT89C1051.
Program Memory Lock Bits
On the chip are two lock bits which can be left unpro-
grammed (U) or can be programmed (P) to obtain the
additional features listed in the table below:
All the instructions related to jumping or branching should
be restricted such that the destination address falls within
the physical program memory space of the device, which is
1K for the AT89C1051U. This should be the responsibility
of the software programmer. For example, LJMP 3FEH
would be a valid instruction for the AT89C1051U (with 1K
of memory), whereas LJMP 410H would not.
Lock Bit Protection Modes(1)
Program Lock Bits
LB1
U
LB2
U
Protection Type
1
2
No program lock features.
P
U
Further programming of the Flash
is disabled.
1. Branching instructions:
LCALL, LJMP, ACALL, AJMP, SJMP, JMP @A+DPTR.
3
P
P
Same as mode 2, also verify is
disabled.
These unconditional branching instructions will execute
correctly as long as the programmer keeps in mind that the
destination branching address must fall within the physical
boundaries of the program memory size (locations 00H to
3FFH for the 89C1051U). Violating the physical space lim-
its may cause unknown program behavior.
Note:
1. The Lock Bits can only be erased with the Chip Erase
operation.
Idle Mode
In idle mode, the CPU puts itself to sleep while all the on-
chip peripherals remain active. The mode is invoked by
software. The content of the on-chip RAM and all the spe-
cial functions registers remain unchanged during this
mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset.
CJNE [...], DJNZ [...], JB, JNB, JC, JNC, JBC, JZ, JNZ With
these conditional branching instructions the same rule
above applies. Again, violating the memory boundaries
may cause erratic execution.
For applications involving interrupts the normal interrupt
service routine address locations of the 80C51 family archi-
tecture have been preserved.
P1.0 and P1.1 should be set to “0” if no external pullups are
used, or set to “1” if external pullups are used.
2. MOVX-related instructions, Data Memory:
It should be noted that when idle is terminated by a hard-
ware reset, the device normally resumes program
execution, from where it left off, up to two machine cycles
before the internal reset algorithm takes control. On-chip
hardware inhibits access to internal RAM in this event, but
access to the port pins is not inhibited. To eliminate the
possibility of an unexpected write to a port pin when Idle is
terminated by reset, the instruction following the one that
invokes Idle should not be one that writes to a port pin or to
external memory.
The AT89C1051U contains 64 bytes of internal data mem-
ory. Thus, in the AT89C1051U the stack depth is limited to
64 bytes, the amount of available RAM. External DATA
memory access is not supported in this device, nor is exter-
nal PROGRAM memory execution. Therefore, no MOVX
[...] instructions should be included in the program.
A typical 80C51 assembler will still assemble instructions,
even if they are written in violation of the restrictions men-
tioned above. It is the responsibility of the controller user to
know the physical features and limitations of the device
being used and adjust the instructions used
correspondingly.
Power-down Mode
In the power-down mode the oscillator is stopped, and the
instruction that invokes power-down is the last instruction
executed. The on-chip RAM and Special Function Regis-
ters retain their values until the power-down mode is
terminated. The only exit from power-down is a hardware
reset. Reset redefines the SFRs but does not change the
on-chip RAM. The reset should not be activated before VCC
Programmable Serial UART Channel(1)
The AT89C1051U offers a programmable serial port which
is compatible with the serial ports on other AT89 series
flash MCU products. A detailed description of the serial port
5
is restored to its normal operating level and must be held
active long enough to allow the oscillator to restart and
stabilize.
Data Polling: The AT89C1051U features Data Polling to
indicate the end of a write cycle. During a write cycle, an
attempted read of the last byte written will result in the com-
plement of the written data on P1.7. Once the write cycle
has been completed, true data is valid on all outputs, and
the next cycle may begin. Data Polling may begin any time
after a write cycle has been initiated.
P1.0 and P1.1 should be set to “0” if no external pullups are
used, or set to “1” if external pullups are used.
Programming The Flash
Ready/Busy: The Progress of byte programming can also
be monitored by the RDY/BSY output signal. Pin P3.1 is
pulled low after P3.2 goes High during programming to indi-
cate BUSY. P3.1 is pulled High again when programming is
done to indicate READY.
The AT89C1051U is shipped with the 1K byte of on-chip
PEROM code memory array in the erased state (i.e., con-
tents = FFH) and ready to be programmed. The code
memory array is programmed one byte at a time. Once the
array is programmed, to re-program any non-blank byte,
the entire memory array needs to be erased electrically.
Program Verify: If lock bits LB1 and LB2 have not been
programmed code data can be read back via the data lines
for verification:
1. Reset the internal address counter to 000H by bringing
RST from “L” to “H”.
2. Apply the appropriate control signals for Read Code data
and read the output data at the port P1 pins.
3. Pulse pin XTAL1 once to advance the internal address
counter.
Internal Address Counter: The AT89C1051U contains an
internal PEROM address counter which is always reset to
000H on the rising edge of RST and is advanced by apply-
ing a positive going pulse to pin XTAL1.
Programming Algorithm: To program the AT89C1051U,
the following sequence is recommended.
1. Power-up sequence:
4. Read the next code data byte at the port P1 pins.
5. Repeat steps 3 and 4 until the entire array is read.
Apply power between VCC and GND pins
Set RST and XTAL1 to GND
2. Set pin RST to “H”
Set pin P3.2 to “H”
3. Apply the appropriate combination of “H” or “L” logic
levels to pins P3.3, P3.4, P3.5, P3.7 to select one of the
programming operations shown in the PEROM Pro-
gramming Modes table.
The lock bits cannot be verified directly. Verification of the
lock bits is achieved by observing that their features are
enabled.
Chip Erase: The entire PEROM array (1K byte) and the
two Lock Bits are erased electrically by using the proper
combination of control signals and by holding P3.2 low for
10 ms. The code array is written with all “1”s in the Chip
Erase operation and must be executed before any non-
blank memory byte can be re-programmed.
To Program and Verify the Array:
4. Apply data for Code byte at location 000H to P1.0 to
P1.7.
5. Raise RST to 12V to enable programming.
Reading the Signature Bytes: The signature bytes are
read by the same procedure as a normal verification of
locations 000H, 001H, and 002H, except that P3.5 and
P3.7 must be pulled to a logic low. The values returned are
as follows.
6. Pulse P3.2 once to program a byte in the PEROM array
or the lock bits. The byte-write cycle is self-timed and
typically takes 1.2 ms.
7. To verify the programmed data, lower RST from 12V to
logic “H” level and set pins P3.3 to P3.7 to the appropri-
ate levels. Output data can be read at the port P1 pins.
8. To program a byte at the next address location, pulse
XTAL1 pin once to advance the internal address
counter. Apply new data to the port P1 pins.
9. Repeat steps 5 through 8, changing data and advancing
the address counter for the entire 1K byte array or until
the end of the object file is reached.
(000H) = 1EH indicates manufactured by Atmel
(001H) = 12H indicates 89C1051U
Programming Interface
Every code byte in the Flash array can be written and the
entire array can be erased by using the appropriate combi-
nation of control signals. The write operation cycle is self-
timed and once initiated, will automatically time itself to
completion.
10.Power-off sequence:
set XTAL1 to “L”
set RST to “L”
All major programming vendors offer worldwide support for
the Atmel microcontroller series. Please contact your local
programming vendor for the appropriate software revision.
Turn VCC power off
AT89C1051U
6
AT89C1051U
Flash Programming Modes
Mode
RST/VPP
P3.2/PROG
P3.3
P3.4
P3.5
P3.7
Write Code Data(1)(3)
12V
L
H
H
H
Read Code Data(1)
H
H
L
L
H
H
H
H
Write Lock
Bit - 1
Bit - 2
12V
H
H
12V
12V
H
H
H
L
H
L
L
L
L
L
L
L
L
Chip Erase
(2)
Read Signature Byte
H
Notes: 1. The internal PEROM address counter is reset to 000H on the rising edge of RST and is advanced by a positive pulse at
XTAL1 pin.
2. Chip Erase requires a 10-ms PROG pulse.
3. P3.1 is pulled Low during programming to indicate RDY/BSY.
Figure 3. Programming the Flash Memory
Figure 4. Verifying the Flash Memory
AT89C1051U
AT89C1051U
PP
7
Flash Programming and Verification Characteristics
TA = 0°C to 70°C, VCC = 5.0 10%
Symbol
VPP
Parameter
Min
Max
12.5
250
Units
V
Programming Enable Voltage
Programming Enable Current
Data Setup to PROG Low
Data Hold after PROG
P3.4 (ENABLE) High to VPP
VPP Setup to PROG Low
VPP Hold after PROG
11.5
IPP
µA
µs
µs
µs
µs
µs
µs
µs
µs
ns
ms
µs
ns
tDVGL
tGHDX
tEHSH
tSHGL
tGHSL
tGLGH
tELQV
tEHQZ
tGHBL
tWC
1.0
1.0
1.0
10
10
1
PROG Width
110
1.0
1.0
50
ENABLE Low to Data Valid
Data Float after ENABLE
PROG High to BUSY Low
Byte Write Cycle Time
RDY/BSY to Increment Clock Delay
Increment Clock High
0
2.0
tBHIH
tIHIL
1.0
200
Flash Programming and Verification Waveforms
AT89C1051U
8
AT89C1051U
Absolute Maximum Ratings*
*NOTICE:
Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
Operating Temperature ................................. -55°C to +125°C
Storage Temperature..................................... -65°C to +150°C
Voltage on Any Pin
with Respect to Ground.....................................-1.0V to +7.0V
Maximum Operating Voltage ............................................ 6.6V
DC Output Current...................................................... 25.0 mA
DC Characteristics
TA = -40°C to 85°C, VCC = 2.7V to 6.0V (unless otherwise noted)
Symbol
VIL
Parameter
Condition
Min
-0.5
Max
0.2 VCC - 0.1
VCC + 0.5
VCC + 0.5
0.5
Units
Input Low-voltage
Input High-voltage
Input High-voltage
V
V
V
V
VIH
(Except XTAL1, RST)
(XTAL1, RST)
0.2 VCC + 0.9
0.7 VCC
VIH1
VOL
Output Low-voltage(1)
(Ports 1, 3)
IOL = 20 mA, VCC = 5V
I
OL = 10 mA, VCC = 2.7V
VOH
Output High-voltage
(Ports 1, 3)
IOH = -80 µA, VCC = 5V 10%
IOH = -30 µA
2.4
V
V
0.75 VCC
0.9 VCC
I
OH = -12 µA
V
IIL
ITL
ILI
Logical 0 Input Current
(Ports 1, 3)
VIN = 0.45V
-50
-750
10
µA
Logical 1 to 0 Transition Current
(Ports 1, 3)
VIN = 2V, VCC = 5V 10%
0 < VIN < VCC
µA
µA
Input Leakage Current
(Port P1.0, P1.1)
VOS
VCM
Comparator Input Offset Voltage
VCC = 5V
20
mV
V
Comparator Input Common
Mode Voltage
0
VCC
RRST
CIO
Reset Pulldown Resistor
Pin Capacitance
50
300
10
KΩ
pF
Test Freq. = 1 MHz, TA = 25°C
ICC
Power Supply Current
Active Mode, 12 MHz, VCC = 6V/3V
15/5.5
5/1
mA
mA
Idle Mode, 12 MHz, VCC = 6V/3V
P1.0 & P1.1 = 0V or VCC
Power-down Mode(2)
VCC = 6V P1.0 & P1.1 = 0V or VCC
VCC = 3V P1.0 & P1.1 = 0V or VCC
100
20
µA
µA
Notes: 1. Under steady state (non-transient) conditions, IOL must be externally limited as follows:
Maximum IOL per port pin: 20 mA
Maximum total IOL for all output pins: 80 mA
If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater
than the listed test conditions.
2. Minimum VCC for Power-down is 2V.
9
External Clock Drive Waveforms
External Clock Drive
VCC = 2.7V to 6.0V
VCC = 4.0V to 6.0V
Symbol
1/tCLCL
tCLCL
Parameter
Oscillator Frequency
Clock Period
High Time
Min
Max
Min
Max
Units
MHz
ns
0
83.3
30
12
0
41.6
15
24
tCHCX
tCLCX
ns
Low Time
30
15
ns
tCLCH
Rise Time
20
20
20
20
ns
tCHCL
Fall Time
ns
AT89C1051U
10
AT89C1051U
Serial Port Timing: Shift Register Mode Test Conditions
VCC = 5.0V 20%; Load Capacitance = 80 pF
12 MHz Osc
Variable Oscillator
Symbol
tXLXL
Parameter
Min
1.0
700
50
Max
Min
12tCLCL
10tCLCL-133
2tCLCL-117
0
Max
Units
µs
Serial Port Clock Cycle Time
tQVXH
tXHQX
tXHDX
tXHDV
Output Data Setup to Clock Rising Edge
Output Data Hold after Clock Rising Edge
Input Data Hold after Clock Rising Edge
Clock Rising Edge to Input Data Valid
ns
ns
0
ns
700
10tCLCL-133
ns
Shift Register Mode Timing Waveforms
AC Testing Input/Output Waveforms(1)
Float Waveforms(1)
Note:
1. AC Inputs during testing are driven at VCC - 0.5V for a
logic 1 and 0.45V for a logic 0. Timing measurements
are made at VIH min. for a logic 1 and VIL max. for a
logic 0.
Note:
1. For timing purposes, a port pin is no longer floating
when a 100 mV change from load voltage occurs. A
port pin begins to float when 100 mV change from
the loaded VOH/VOL level occurs.
11
AT89C1051U
TYPICAL ICC - ACTIVE (85˚C)
20
15
10
5
Vcc=6.0V
I
C
C
Vcc=5.0V
Vcc=3.0V
m
A
0
0
6
12
18
24
FREQUENCY (MHz)
AT89C1051U
TYPICAL ICC - IDLE (85˚C)
3
2
1
0
Vcc=6.0V
I
C
C
Vcc=5.0V
m
A
Vcc=3.0V
0
3
6
9
12
FREQUENCY (MHz)
AT89C1051U
TYPICAL ICC vs.VOLTAGE- POWER DOWN (85˚C)
20
15
10
5
I
C
C
µ
A
0
3.0V
4.0V
5.0V
6.0V
Vcc VOLTAGE
Notes: 1. XTAL1 tied to GND for ICC (power-down)
2. P.1.0 and P1.1 = VCC or GND
3. Lock bits programmed
AT89C1051U
12
AT89C1051U
Ordering Information
Speed
(MHz)
Power
Supply
Ordering Code
Package
Operation Range
12
2.7V to 6.0V
AT89C1051U-12PC
AT89C1051U-12SC
20P3
20S
Commercial
(0°C to 70°C)
AT89C1051U-12PI
AT89C1051U-12SI
20P3
20S
Industrial
(-40°C to 85°C)
24
4.0V to 6.0V
AT89C1051U-24PC
AT89C1051U-24SC
20P3
20S
Commercial
(0°C to 70°C)
AT89C1051U-24PI
AT89C1051U-24SI
20P3
20S
Industrial
(-40°C to 85°C)
Package Type
20P3
20S
20-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP)
20-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)
13
Packaging Information
20P3, 20-lead, 0.300" Wide,
20S, 20-lead, 0.300" Wide,
Plastic Dual In-line Package (PDIP)
Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-001 AD
Plastic Gull Wing Small Outline (SOIC)
Dimensions in Inches and (Millimeters)
1.060(26.9)
.980(24.9)
0.020 (0.508)
0.013 (0.330)
PIN
1
.280(7.11)
.240(6.10)
0.420 (10.7)
0.393 (9.98)
0.299 (7.60)
0.291 (7.39)
PIN 1
.090(2.29)
.900(22.86) REF
MAX
.050 (1.27) BSC
.210(5.33)
MAX
.005(.127)
MIN
SEATING
PLANE
0.513 (13.0)
0.497 (12.6)
0.105 (2.67)
0.092 (2.34)
.015(.381) MIN
.150(3.81)
.115(2.92)
.022(.559)
.014(.356)
.070(1.78)
.045(1.13)
.110(2.79)
.090(2.29)
0.012 (0.305)
0.003 (0.076)
.325(8.26)
.300(7.62)
0
8
REF
0
0.013 (0.330)
0.009 (0.229)
REF
15
.014(.356)
.008(.203)
0.035 (0.889)
0.015 (0.381)
.430(10.92) MAX
AT89C1051U
14
Atmel Headquarters
Atmel Operations
Corporate Headquarters
2325 Orchard Parkway
San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600
Atmel Colorado Springs
1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL (719) 576-3300
FAX (719) 540-1759
Europe
Atmel Rousset
Zone Industrielle
13106 Rousset Cedex
France
Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001
TEL (44) 1276-686-677
FAX (44) 1276-686-697
Asia
Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
Atmel Japan K.K.
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581
Fax-on-Demand
North America:
1-(800) 292-8635
International:
1-(408) 441-0732
e-mail
literature@atmel.com
Web Site
http://www.atmel.com
BBS
1-(408) 436-4309
© Atmel Corporation 1999.
Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard war-
ranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for
any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without
notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual prop-
erty of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are
not authorized for use as critical components in life support devices or systems.
®
™
Marks bearing and/or are registered trademarks and trademarks of Atmel Corporation.
Terms and product names in this document may be trademarks of others.
Printed on recycled paper.
1045C–02/00/xM
相关型号：
AT89C1051U-24SL
Microcontroller, 8-Bit, FLASH, 24MHz, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOIC-20
ATMEL
AT89C2051-12SCT/R
Microcontroller, 8-Bit, FLASH, 12MHz, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOIC-20
ATMEL
©2020 ICPDF网 联系我们和版权申明