ATF16V8B-10JL [ATMEL]
Flash PLD, 10ns, CMOS, PQCC20, PLASTIC, MS-018AA, LCC-20;
| 型号： | ATF16V8B-10JL |
| 厂家： | 
ATMEL |
| 描述： | Flash PLD, 10ns, CMOS, PQCC20, PLASTIC, MS-018AA, LCC-20 |
| 文件： | 总26页 (文件大小：625K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Features
• Industry-standard Architecture
– Emulates Many 20-pin PALs®
– Low-cost Easy-to-use Software Tools
• High-speed Electrically-erasable Programmable Logic Devices
– 10 ns Maximum Pin-to-pin Delay
• Several Power Saving Options
Device
ICC, Standby
50 mA
ICC, Active
55 mA
ATF16V8B
ATF16V8BQ
ATF16V8BQL
High-
35 mA
40 mA
performance
EE PLD
5 mA
20 mA
• CMOS and TTL Compatible Inputs and Outputs
– Input and I/O Pull-up Resistors
• Advanced Flash Technology
– Reprogrammable
ATF16V8B
– 100% Tested
ATF16V8BQ
ATF16V8BQL
• High-reliability CMOS Process
– 20 Year Data Retention
– 100 Erase/Write Cycles
– 2,000V ESD Protection
– 200 mA Latchup Immunity
• Commercial, and Industrial Temperature Ranges
• Dual-in-line and Surface Mount Packages in Standard Pinouts
• PCI-compliant
• Green Package Options (Pb/Halide-free/RoHS Compliant) Available
1. Description
The ATF16V8B is a high-performance CMOS (electricallyerasable) programmable
logic device (PLD) that utilizes Atmel’s proven electrically-erasable Flash memory
technology. All speed ranges are specified over the full 5V ± 10% range for industrial
temperature ranges, and 5V ± 5% for commercial temperature ranges.
Several low-power options allow selection of the best solution for various types of
power-limited applications. Each of these options significantly reduces total system
power and enhances system reliability.
The ATF16V8Bs incorporate a superset of the generic architectures, which allows
direct replacement of the 16R8 family and most 20-pin combinatorial PLDs. Eight out-
puts are each allocated eight product terms. Three different modes of operation,
configured automatically with software, allow highly complex logic functions to be
realized.
0364J–PLD–7/05
Figure 1-1. Block Diagram
2. Pin Configurations
Table 2-1.
Pin Configurations (All Pinouts Top View)
Pin Name
Function
CLK
I
Clock
Logic Inputs
Bi-directional Buffers
Output Enable
+5V Supply
I/O
OE
VCC
Figure 2-1. TSSOP
Figure 2-2. DIP/SOIC
I/CLK
I1
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
I/O
I/CLK
I1
1
2
3
4
5
6
7
8
9
20 VCC
19 I/O
18 I/O
17 I/O
16 I/O
15 I/O
14 I/O
13 I/O
12 I/O
11 I9/OE
I2
I/O
I3
I/O
I2
I4
I/O
I3
I5
I/O
I4
I6
I/O
I5
I7
I/O
I6
I8
I/O
I7
GND
I9/OE
I8
GND 10
Figure 2-3. PLCC
I3
I4
I5
I6
I7
4
5
6
7
8
18 I/O
17 I/O
16 I/O
15 I/O
14 I/O
2
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
3. Absolute Maximum Ratings*
Temperature Under Bias.................................-55oC to +125oC
*NOTICE:
Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
Storage Temperature......................................-65oC to +150oC
Voltage on Any Pin with
Respect to Ground .......................................-2.0 V to +7.0 V(1)
Voltage on Input Pins
with Respect to Ground
During Programming...................................-2.0 V to +14.0 V(1)
Note:
1. Minimum voltage is -0.6V DC, which may under-
shoot to -2.0V for pulses of less than 20 ns.
Maximum output pin voltage is VCC + 0.75V DC,
which may overshoot to 7.0V for pulses of less
than 20 ns.
Programming Voltage with
Respect to Ground .....................................-2.0 V to +14.0 V(1)
4. DC and AC Operating Conditions
Commercial
0oC - 70oC
5V ± 5%
Industrial
-40oC - 85oC
5V ± 10%
Operating Temperature (Ambient)
VCC Power Supply
3
0364J–PLD–7/05
4.1
DC Characteristics
Symbol
Parameter
Condition
Min
Typ
Max
Units
Input or I/O Low
Leakage Current
IIL
0 ≤ VIN ≤ VIL(Max)
-35
-100
µA
Input or I/O High
Leakage Current
IIH
3.5 ≤ VIN ≤ VCC
10
µA
Com.
Ind.
55
55
50
50
35
5
85
95
75
80
55
10
15
90
100
85
95
55
35
40
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
B-10
B-15
Com.
Ind.
VCC = Max,
VIN = Max,
Outputs Open
Power Supply
Current, Standby
ICC
B-15
BQ-10
BQL-15
BQL-15
Com.
Com.
Ind.
5
Com.
Ind.
60
60
55
55
40
20
20
B-10
B-15
Com.
Ind.
VCC = Max,
Outputs Open,
f = 15 MHz
Clocked Power
Supply Current
ICC2
B-15
BQ-10
BQL-15
BQL-15
Com.
Com.
Ind.
Output Short
Circuit Current
(1)
IOS
VOUT = 0.5 V
-130
mA
VIL
VIH
Input Low Voltage
Input High Voltage
-0.5
2.0
0.8
V
V
VCC+0.75
V
IN = VIH or VIL,
IOL = -24 mA
Com., Ind.
VOL
Output High Voltage
Output High Voltage
0.5
V
V
VCC = Min
VIN = VIH or VIL,
VCC = Min
VOH
IOH = -4.0 mA
2.4
Note:
1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.
4
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
4.2
AC Waveforms(1)
Note:
1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V 3.0V, unless otherwise
specified.
4.3
AC Characteristics(1)
-10
-15
Symbol
Parameter
Min
Max
Min
Max
Units
3
10
3
15
Input or Feedback to
Non-Registered Output
tPD
8 outputs switching
ns
tCF
tCO
Clock to Feedback
Clock to Output
6
7
8
ns
ns
2
2
10
Input or Feedback
Setup Time
tS
7.5
12
ns
tH
tP
Hold Time
0
12
6
0
16
8
ns
ns
Clock Period
tW
Clock Width
ns
External Feedback 1/(tS + tCO
)
68
74
83
10
10
10
10
45
50
62
15
15
15
15
MHz
MHz
MHz
ns
fMAX
Internal Feedback 1/(tS + tCF
)
No Feedback 1/(tP)
tEA
Input to Output Enable — Product Term
Input to Output Disable — Product Term
OE pin to Output Enable
3
2
3
2
tER
tPZX
ns
2
2
ns
tPXZ
OE pin to Output Disable
1.5
1.5
ns
Note:
1. See ordering information for valid part numbers and speed grades.
5
0364J–PLD–7/05
4.4
Input Test Waveforms
4.4.1
Input Test Waveforms and Measurement Levels
tR, tF < 5 ns (10% to 90%)
4.4.2
Output Test Loads (Commercial)
CL includes Test fixture and Probe capacitance
4.5
Pin Capacitance
Table 4-1.
Pin Capacitance (f = 1 MHz, T = 25°C(1))
Typ
5
Max
8
Units
pF
Conditions
VIN = 0V
CIN
COUT
Note:
6
8
pF
VOUT = 0V
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100%
tested.
6
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
4.6
Power-up Reset
The registers in the ATF16V8Bs are designed to reset during power-up. At a point delayed
slightly from VCC crossing VRST, all registers will be reset to the low state. As a result, the regis-
tered output state will always be high on power-up.
This feature is critical for state machine initialization. However, due to the asynchronous nature
of reset and the uncertainty of how VCC actually rises in the system, the following conditions are
required:
1. The VCC rise must be monotonic,
2. After reset occurs, all input and feedback setup times must be met before driving the
clock pin high, and
3. The clock must remain stable during tPR
.
Figure 4-1. Power-up Reset Waveforms
Table 4-2.
Parameter
Power-up Reset Parameters
Description
Typ
Max
Units
Power-up
Reset Time
tPR
600
1,000
ns
Power-up
Reset Voltage
VRST
3.8
4.5
V
4.7
Preload of Registered Outputs
The ATF16V8B’s registers are provided with circuitry to allow loading of each register with either
a high or a low. This feature will simplify testing since any state can be forced into the registers
to control test sequencing. A JEDEC file with preload is generated when a source file with vec-
tors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically
by most of the approved programmers after the programming.
5. Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF16V8B fuse patterns. Once
programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains
accessible.
The security fuse should be programmed last, as its effect is immediate.
7
0364J–PLD–7/05
6. Electronic Signature Word
There are 64 bits of programmable memory that are always available to the user, even if the
device is secured. These bits can be used for user-specific data.
7. Programming/Erasing
Programming/erasing is performed using standard PLD programmers. See CMOS PLD Pro-
gramming Hardware and Software Support for information on software/programming.
8. Input and I/O Pull-ups
All ATF16V8B family members have internal input and I/O pull-up resistors. Therefore, when-
ever inputs or I/Os are not being driven externally, they will float to VCC. This ensures that all
logic array inputs are at known states. These are relatively weak active pull-ups that can easily
be overdriven by TTL-compatible drivers (see input and I/O diagrams below).
Figure 8-1. Input Diagram
Figure 8-2. I/O Diagram
9. Functional Logic Diagram Description
The Logic Option and Functional Diagrams describe the ATF16V8B architecture. Eight config-
urable macrocells can be configured as a registered output, combinatorial I/O, combinatorial
output, or dedicated input.
The ATF16V8B can be configured in one of three different modes. Each mode makes the
ATF16V8B look like a different device. Most PLD compilers can choose the right mode automat-
ically. The user can also force the selection by supplying the compiler with a mode selection.
The determining factors would be the usage of register versus combinatorial outputs and dedi-
cated outputs versus outputs with output enable control.
The ATF16V8B universal architecture can be programmed to emulate many 20-pin PAL
devices. These architectural subsets can be found in each of the configuration modes described
8
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
in the following pages. The user can download the listed subset device JEDEC programming file
to the PLD programmer, and the ATF16V8B can be configured to act like the chosen device.
Check with your programmer manufacturer for this capability.
Unused product terms are automatically disabled by the compiler to decrease power consump-
tion. A security fuse, when programmed, protects the content of the ATF16V8B. Eight bytes (64
fuses) of User Signature are accessible to the user for purposes such as storing project name,
part number, revision, or date. The User Signature is accessible regardless of the state of the
security fuse.
10. Software Support
Atmel-WinCUPL is a free tool, available on Atmel’s web site and can be used to design in all
members of the Atmel ATF16V8B family of SPLDs. Table 10-1 lists popular compilers with the
appropriate device mnemonics
Table 10-1. Compiler Mode Selection
Registered
P16V8R
Complex
P16V8C
Simple
Auto Select
P16V8
ABEL, Atmel-ABEL
CUPL, Atmel-WinCUPL
LOG/iC
P16V8AS
G16V8AS
G16V8MS
G16V8MA
G16V8
GAL16V8_R(1) GAL16V8_C7(1) GAL16V8_C8(1) GAL16V8
OrCAD-PLD
“Registered”
P16V8R
“Complex”
P16V8C
G16V8C
“Simple”
P16V8C
G16V8AS
GAL16V8A
P16V8A
G16V8
PLDesigner
Tango-PLD
G16V8R
Note:
1. Only applicable for version 3.4 or lower.
11. Macrocell Configuration
Software compilers support the three different OMC modes as different device types. Most com-
pilers have the ability to automatically select the device type, generally based on the register
usage and output enable (OE) usage. Register usage on the device forces the software to
choose the registered mode. All combinatorial outputs with OE controlled by the product term
will force the software to choose the complex mode. The software will choose the simple mode
only when all outputs are dedicated combinatorial without OE control. The different device types
can be used to override the automatic device selection by the software. For further details, refer
to the compiler software manuals.
When using compiler software to configure the device, the user must pay special attention to the
following restrictions in each mode.
In registered mode pin 1 and pin 11 are permanently configured as clock and output enable,
respectively. These pins cannot be configured as dedicated inputs in the registered mode.
In complex mode pin 1 and pin 11 become dedicated inputs and use the feedback paths of pin
19 and pin 12 respectively. Because of this feedback path usage, pin 19 and pin 12 do not have
the feedback option in this mode.
In simple mode all feedback paths of the output pins are routed via the adjacent pins. In doing
so, the two inner most pins (pins 15 and 16) will not have the feedback option as these pins are
always configured as dedicated combinatorial output.
9
0364J–PLD–7/05
11.1 ATF16V8B Registered Mode
PAL Device Emulation/PAL Replacement. The registered mode is used if one or more regis-
ters are required. Each macrocell can be configured as either a registered or combinatorial
output or I/O, or as an input. For a registered output or I/O, the output is enabled by the OE pin,
and the register is clocked by the CLK pin. Eight product terms are allocated to the sum term.
For a combinatorial output or I/O, the output enable is controlled by a product term, and seven
product terms are allocated to the sum term. When the macrocell is configured as an input, the
output enable is permanently disabled.
Any register usage will make the compiler select this mode. The following registered devices
can be emulated using this mode:
16R8
16R6
16R4
16RP8
16RP6
16RP4
Figure 11-1. Registered Configuration for Registered Mode(1)(2)
Notes: 1. Pin 1 controls common CLK for the registered outputs. Pin 11 controls common OE for the reg-
istered outputs. Pin 1 and Pin 11 are permanently configured as CLK and OE.
2. The development software configures all the architecture control bits and checks for proper pin
usage automatically.
Figure 11-2. Combinatorial Configuration for Registered Mode(1)(2)
Notes: 1. Pin 1 and Pin 11 are permanently configured as CLK and OE.
2. The development software configures all the architecture control bits and checks for proper pin
usage automatically.
10
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
Figure 11-3. Registered Mode Logic Diagram
11
0364J–PLD–7/05
11.2 ATF16V8B Complex Mode
PAL Device Emulation/PAL Replacement. In the complex mode, combinatorial output and I/O
functions are possible. Pins 1 and 11 are regular inputs to the array. Pins 13 through 18 have pin
feedback paths back to the AND-array, which makes full I/O capability possible. Pins 12 and 19
(outermost macrocells) are outputs only. They do not have input capability. In this mode, each
macrocell has seven product terms going to the sum term and one product term enabling the
output.
Combinatorial applications with an OE requirement will make the compiler select this mode. The
following devices can be emulated using this mode:
16L8
16H8
16P8
Figure 11-4. Complex Mode Option
12
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
Figure 11-5. Complex Mode Logic Diagram
13
0364J–PLD–7/05
11.3 ATF16V8B Simple Mode
PAL Device Emulation/PAL Replacement. In the Simple Mode, 8 product terms are allocated
to the sum term. Pins 15 and 16 (center macrocells) are permanently configured as combinato-
rial outputs. Other macrocells can be either inputs or combinatorial outputs with pin feedback to
the AND-array. Pins 1 and 11 are regular inputs.
The compiler selects this mode when all outputs are combinatorial without OE control. The fol-
lowing simple PALs can be emulated using this mode:
10L8
12L6
14L4
16L2
10H8
12H6
14H4
16H2
10P8
12P6
14P4
16P2
Figure 11-6. Simple Mode Option
Note:
* Pins 15 and 16 are always enabled.
14
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
Figure 11-7. Simple Mode Logic Diagram
15
0364J–PLD–7/05
12. Test Characterization Data
SUPPLY CURRENT vs. INPUT FREQUENCY
ATF16V8BL/BQL (VCC = 5V, TA = 25C)
75
SUPPLY CURRENT vs. INPUT FREQUENCY
ATF16V8B/BQ (VCC = 5V, TA = 25C)
ATF16V8B
75
I
C
50
ATF16V8B
C
I
C
50
ATF16V8BQL
m
A
C
25
0
ATF16V8BQ
m
A
25
0
20
40
60
80
100
FREQUENCY (MHz)
0
0
25
50
75
100
FREQUENCY (MHz)
SUPPLY CURRENT vs. SUPPLY VOLTAGE
ATF16V8B/BQ (TA = 25C)
65
ATF16V8B
55
I
C
C
ATF16V8BQ
45
35
25
m
A
4.50
4.75
5.00
5.25
5.50
SUPPLY VOLTAGE (V)
OUTPUT SOURCE CURRENT
vs. SUPPLY VOLTAGE (TA = 25C)
-10
-12
-14
-16
-18
-20
-22
-24
I
O
H
m
A
4.5
4.7
4.9
5.1
5.3
5.5
SUPPLY VOLTAGE (V)
16
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
NORMALIZED TPD
vs. SUPPLY VOLTAGE (TA=25°C)
1.3
1.15
1
N
O
R
M
ATF16V8B/BQ
T
P
D
ATF16V8BQL
0.85
0.7
4.50
4.75
5.00
5.25
5.50
SUPPLY VOLTAGE (V)
NORMALIZED TCO
vs. SUPPLY VOLTAGE(TA=25°C)
1.3
1.15
1
N
O
R
M
ATF16V8B/BQ
ATF16V8BQL
T
C
O
0.85
0.7
4.50
4.75
5.00
5.25
5.50
SUPPLY VOLTAGE (V)
17
0364J–PLD–7/05
18
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
13. ATF16V8B Ordering Information
13.1 ATF16V8B Standard Package Options
tPD
tS
tCO
(ns)
(ns)
(ns)
Ordering Code
Package
Operation Range
ATF16V8B-10JC
ATF16V8B-10PC
20J
20P3
20S
Commercial
(0°C to 70°C)
ATF16V8B-10SC
ATF16V8B-10XC
20X
10
7.5
7
ATF16V8B-10JI
ATF16V8B-10PI
ATF16V8B-10SI
ATF16V8B-10XI
20J
20P3
20S
Industrial
(-40°C to 85°C)
20X
ATF16V8B-15JC
ATF16V8B-15PC
ATF16V8B-15SC
20J
20P3
20S
Commercial
(0°C to 70°C)
20X
ATF16V8B-15XC
15
12
10
ATF16V8B-15JI
ATF16V8B-15PI
ATF16V8B-15SI
20J
20P3
20S
Industrial
(-40°C to 85°C)
20X
ATF16V8B-15XI
Note:
The last time buy date is Sept. 30, 2005 for shaded parts.
13.2 ATF16V8B Green Package Options (Pb/Halide-free/RoHS Compliant)
tPD
tS
tCO
(ns)
(ns)
(ns)
Ordering Code
Package
Operation Range
10
7.5
7
ATF16V8B-10JU
20J
ATF16V8B-15JU
ATF16V8B-15PU
ATF16V8B-15SU
ATF16V8B-15XU
20J
20P3
20S
Industrial
(-40°C to 85°C)
15
12
10
20X
13.3 Using “C” Product for Industrial
To use commercial product for Industrial temperature ranges, down-grade one speed grade
from the “I” to the “C” device (7 ns “C” = 10 ns “I”) and de-rate power by 30%.
Package Type
20J
20-lead, Plastic J-leaded Chip Carrier (PLCC)
20P3
20S
20X
20-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
20-lead, 0.300" Wide, Plastic Gull-wing Small Outline (SOIC)
20-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)
19
0364J–PLD–7/05
14. ATF16V8BQ/BQL Ordering Information
14.1 ATF16V8BQ and ATF16V8BQL Ordering Information
tPD
tS
tCO
(ns)
(ns)
(ns)
Ordering Code
Package
Operation Range
ATF16V8BQ-10JC
20J
20P3
20S
Commercial
ATF16V8BQ-10PC
ATF16V8BQ-10SC
ATF16V8BQ-10XC
10
15
7.5
12
7
(0°C to 70°C)
20X
ATF16V8BQL-15JC
ATF16V8BQL-15PC
ATF16V8BQL-15SC
ATF16V8BQL-15XC
20J
20P3
20S
Commercial
10
(0°C to 70°C)
20X
ATF16V8BQL-15JI
ATF16V8BQL-15PI
ATF16V8BQL-15SI
ATF16V8BQL-15XI
20J
20P3
20S
Industrial
(-40°C to 85°C)
20X
Note:
The last time buy date is Sept. 30, 2005 for shaded parts.
14.2 ATF16V8BQ and ATF16V8BQL Green Package Options (Pb/Halide-free/RoHS Compliant)
tPD
tS
tCO
(ns)
(ns)
(ns)
Ordering Code
Package
Operation Range
ATF16V8BQL-15JU
ATF16V8BQL-15PU
ATF16V8BQL-15SU
ATF16V8BQL-15XU
20J
20P3
20S
Industrial
15
12
10
(-40°C to 85°C)
20X
14.3 Using “C” Product for Industrial
To use commercial product for Industrial temperature ranges, down-grade one speed grade
from the “I” to the “C” device (7 ns “C” = 10 ns “I”) and de-rate power by 30%.
Package Type
20J
20-lead, Plastic J-leaded Chip Carrier (PLCC)
20P3
20S
20X
20-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
20-lead, 0.300" Wide, Plastic Gull-Wing Small Outline (SOIC)
20-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)
20
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
15. Packaging Information
15.1 20J – PLCC
PIN NO. 1
1.14(0.045) X 45˚
1.14(0.045) X 45˚
0.318(0.0125)
0.191(0.0075)
IDENTIFIER
e
E1
E
D2/E2
B1
B
A2
A1
D1
D
A
0.51(0.020)MAX
45˚ MAX (3X)
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
4.191
2.286
0.508
9.779
8.890
9.779
8.890
7.366
0.660
0.330
MAX
4.572
3.048
–
NOM
NOTE
SYMBOL
A
A1
A2
D
–
–
–
–
10.033
D1
E
–
9.042 Note 2
10.033
–
Notes:
1. This package conforms to JEDEC reference MS-018, Variation AA.
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
E1
D2/E2
B
–
9.042 Note 2
8.382
–
–
–
0.813
3. Lead coplanarity is 0.004" (0.102 mm) maximum.
B1
e
0.533
1.270 TYP
10/04/01
DRAWING NO. REV.
20J
TITLE
2325 Orchard Parkway
San Jose, CA 95131
20J, 20-lead, Plastic J-leaded Chip Carrier (PLCC)
B
R
21
0364J–PLD–7/05
15.2 20P3 – PDIP
D
PIN
1
E1
A
SEATING PLANE
A1
L
B
B1
e
E
COMMON DIMENSIONS
(Unit of Measure = mm)
C
MIN
–
MAX
5.334
–
NOM
NOTE
SYMBOL
eC
A
–
–
–
–
–
–
–
–
–
–
–
eB
A1
D
0.381
24.892
7.620
6.096
0.356
1.270
2.921
0.203
–
26.924 Note 2
8.255
E
E1
B
7.112 Note 2
0.559
B1
L
1.551
Notes:
1. This package conforms to JEDEC reference MS-001, Variation AD.
2. Dimensions D and E1 do not include mold Flash or Protrusion.
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").
3.810
C
0.356
eB
eC
e
10.922
0.000
1.524
2.540 TYP
1/23/04
DRAWING NO. REV.
TITLE
2325 Orchard Parkway
San Jose, CA 95131
20P3, 20-lead (0.300"/7.62 mm Wide) Plastic Dual
Inline Package (PDIP)
20P3
D
R
22
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
15.3 20S – SOIC
Dimensions in Millimeters and (Inches).
Controlling dimension: Inches.
JEDEC Standard MS-013
0.51(0.020)
0.33(0.013)
10.65 (0.419)
10.00 (0.394)
7.60 (0.2992)
7.40 (0.2914)
PIN 1 ID
PIN 1
1.27 (0.050) BSC
13.00 (0.5118)
12.60 (0.4961)
2.65 (0.1043)
2.35 (0.0926)
0.30(0.0118)
0.10 (0.0040)
0.32 (0.0125)
0.23 (0.0091)
0º ~ 8º
1.27 (0.050)
0.40 (0.016)
10/23/03
TITLE
DRAWING NO. REV.
2325 Orchard Parkway
San Jose, CA 95131
20S, 20-lead, 0.300" Body, Plastic Gull Wing Small Outline (SOIC)
20S
B
R
23
0364J–PLD–7/05
15.4 20X – TSSOP
Dimensions in Millimeters and (Inches).
Controlling dimension: Millimeters.
JEDEC Standard MO-153 AC
INDEX MARK
PIN
1
6.50 (0.256)
6.25 (0.246)
4.50 (0.177)
4.30 (0.169)
6.60 (.260)
6.40 (.252)
1.20 (0.047) MAX
0.65 (.0256) BSC
0.15 (0.006)
0.05 (0.002)
SEATING
PLANE
0.30 (0.012)
0.19 (0.007)
0.20 (0.008)
0.09 (0.004)
0º ~ 8º
0.75 (0.030)
0.45 (0.018)
10/23/03
TITLE
DRAWING NO. REV.
2325 Orchard Parkway
San Jose, CA 95131
20X, (Formerly 20T), 20-lead, 4.4 mm Body Width,
Plastic Thin Shrink Small Outline Package (TSSOP)
20X
C
R
24
ATF16V8B/BQ/BQL
0364J–PLD–7/05
ATF16V8B/BQ/BQL
16. Revision History
16.1 0364J
1. ATF16V8B-25 JC/PC/SC/XC/JI/PI/SI/XI were obseleted in August 1999
ATF16V8BQL-25 JC/PC/SC/XC/JI/PI/SI/XI were obseleted in August 1999
These devices were removed from Section 13. ”ATF16V8B Ordering Information” on
page 19 and Section 14. ”ATF16V8BQ/BQL Ordering Information” on page 20.
2. Green Package options added in 2005.
25
0364J–PLD–7/05
Atmel Corporation
Atmel Operations
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Memory
RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
Regional Headquarters
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-
TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT
OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
© Atmel Corporation 2005. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are® and others, are registered trade-
marks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
Printed on recycled paper.
0364J–PLD–7/05
相关型号：
©2020 ICPDF网 联系我们和版权申明