ATF750C-10XL [ATMEL]
EE PLD, 10ns, CMOS, PDSO24, 4.40 MM, PLASTIC, MO-153AD, TSSOP-24;
| 型号： | ATF750C-10XL |
| 厂家： | 
ATMEL |
| 描述： | EE PLD, 10ns, CMOS, PDSO24, 4.40 MM, PLASTIC, MO-153AD, TSSOP-24 光电二极管 |
| 文件： | 总25页 (文件大小：487K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Features
• Advanced, High-speed, Electrically-erasable Programmable Logic Device
– Superset of 22V10
– Enhanced Logic Flexibility
– Backward Compatible with ATV750B/BL and ATV750/L
• Low-power Edge-sensing “L” Option with 1 mA Standby Current
• D- or T-type Flip-flop
• Product Term or Direct Input Pin Clocking for Flip-flop
• 7.5 ns Maximum Pin-to-pin Delay with 5V Operation
• Highest Density Programmable Logic Available in 24-pin and 28-pin Packages
– Advanced Electrically-erasable Technology
– Reprogrammable
– 100% Tested
• Increased Logic Flexibility
– 42 Array Inputs, 20 Sum Terms and 20 Flip-flops
• Enhanced Output Logic Flexibility
– All 20 Flip-flops Feed Back Internally
– 10 Flip-flops are also Available as Outputs
• Programmable Pin-keeper Circuits
High-speed
Complex
Programmable
Logic Device
• Dual-in-line and Surface Mount Package in Standard Pinouts
• Full Military, Commercial and Industrial Temperature Ranges
• 20-year Data Retention
ATF750C
• 2000V ESD Protection
• 1000 Erase/Write Cycles
• Green Package Options (Pb/Halide-free/RoHS Compliant) Available
ATF750CL
Block Diagram
(OE PRODUCT TERMS)
PROGRAMMABLE
INTERCONNECT
AND
COMBINATORIAL
LOGIC ARRAY
12
INPUT
PINS
LOGIC
OPTION
4 TO 8
PRODUCT
TERMS
10
I/O
PINS
OUTPUT
OPTION
(UP T0 20
FLIP-FLOPS)
(CLOCK PIN)
Pin Configurations
DIP/SOIC/TSSOP
PLCC/LCC
Pin
CLK
IN
Function
CLK/IN
IN
1
2
3
4
5
6
7
8
9
24 VCC
Clock
23 I/O
22 I/O
21 I/O
20 I/O
19 I/O
18 I/O
17 I/O
16 I/O
15 I/O
14 I/O
13 IN
IN
Logic Inputs
Bi-directional Buffers
Ground
IN
IN
5
6
7
8
9
25 I/O
24 I/O
23 I/O
22 GND *
21 I/O
20 I/O
19 I/O
IN
IN
I/O
IN
IN
GND *
IN
IN
GND
VCC
IN
IN 10
IN 11
IN
+5V Supply
IN 10
IN 11
Note: For PLCC, pins 1, 8, 15, and 22
can be left unconnected. For
superior performance, connect
VCC to pin 1 and GND to pins
8, 15, and 22.
GND 12
0776K–PLD–07/07
Description
The ATF750C(L)s are twice as powerful as most other 24-pin programmable logic
devices. Increased product terms, sum terms, flip-flops and output logic configurations
translate into more usable gates. High-speed logic and uniform predictable delays guar-
antee fast in-system performance. The ATF750C(L) is a high-performance CMOS
(electrically-erasable) complex programmable logic device (CPLD) that utilizes Atmel’s
proven electrically-erasable technology.
Each of the ATF750C(L)’s 22 logic pins can be used as an input. Ten of these can be
used as inputs, outputs or bi-directional I/O pins. Each flip-flop is individually config-
urable as either D- or T-type. Each flip-flop output is fed back into the array
independently. This allows burying of all the sum terms and flip-flops.
There are 171 total product terms available. There are two sum terms per output, pro-
viding added flexibility. A variable format is used to assign between four to eight product
terms per sum term. Much more logic can be replaced by this device than by any other
24-pin PLD. With 20 sum terms and flip-flops, complex state machines are easily imple-
mented with logic to spare.
Product terms provide individual clocks and asynchronous resets for each flip-flop. Each
flip-flop may also be individually configured to have direct input pin controlled clocking.
Each output has its own enable product term. One product term provides a common
synchronous preset for all flip-flops. Register preload functions are provided to simplify
testing. All registers automatically reset upon power-up.
The ATF750CL is a low-power device with speeds as fast as 15 ns. The ATF750CL pro-
vides the optimum low-power CPLD solution. This device significantly reduces total
system power, thereby allowing battery-powered operations.
Absolute Maximum Ratings*
Temperature Under Bias................................ -55°C to +125°C
*NOTICE:
Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
Storage Temperature..................................... -65°C to +150°C
Voltage on Any Pin with
Respect to Ground .........................................-2.0V to +7.0V(1)
Voltage on Input Pins
with Respect to Ground
During Programming.....................................-2.0V to +14.0V(1)
Note:
1. Minimum voltage is -0.6V DC, which may under-
shoot to -2.0V for pulses of less than 20 ns.
Maximum output pin voltage is VCC + 0.75V DC,
which may overshoot to 7.0V for pulses of less
than 20 ns.
Programming Voltage with
Respect to Ground .......................................-2.0V to +14.0V(1)
DC and AC Operating Conditions
All members of the family are specified to operate in either one of two voltage ranges. Parameters are specified as noted to
be either 2.7V to 3.6V, 5V 5ꢀ or 5V 10ꢀ.
Commercial
-7.5, -10, -15
Industrial
-10, -15
5V Operation
Military
-55°C - +125°C
(case)
Operating Temperature (Ambient)
VCC Power Supply
0°C - 70°C
5V 5ꢀ
-40°C - +85°C
5V 10ꢀ
5V 10ꢀ
2
ATF750C(L)
0776K–PLD–07/07
ATF750C(L)
Logic Options
Combinatorial Output
Registered Output
Combined Terms
Separate Terms
Combined Terms
Separate Terms
Clock Mux
CKMUX
CKi
TO
LOGIC
CELL
CLK
PIN
CLOCK
PRODUCT
TERM
SELECT
Output Options
3
0776K–PLD–07/07
Bus-friendly Pin-
keeper Input and I/Os
All input and I/O pins on the ATF750C(L) have programmable “pin-keeper” circuits. If
activated, when any pin is driven high or low and then subsequently left floating, it will
stay at that previous high or low level.
This circuitry prevents unused input and I/O lines from floating to intermediate voltage
levels, which causes unnecessary power consumption and system noise. The keeper
circuits eliminate the need for external pull-up resistors and eliminate their DC power
consumption.
Enabling or disabling of the pin-keeper circuits is controlled by the device type chosen in
the logic compiler device selection menu. Please refer to the software compiler table for
more details. Once the pin-keeper circuits are disabled, normal termination procedures
are required for unused inputs and I/Os.
Input Diagram
VCC
INPUT
100K
ESD
PROTECTION
CIRCUIT
PROGRAMMABLE
OPTION
I/O Diagram
VCC
OE
DATA
I/O
VCC
100K
PROGRAMMABLE
OPTION
4
ATF750C(L)
0776K–PLD–07/07
ATF750C(L)
DC Characteristics
Symbol Parameter
Condition
Min
Typ
Max
Units
ILI
Input Load Current VIN = -0.1V to VCC + 1V
10
µA
Output Leakage
VOUT = -0.1V to VCC + 0.1V
Current
ILO
10
µA
Com.
125
135
125
135
0.12
0.15
180
190
180
190
1
mA
mA
mA
mA
mA
mA
C-7, -10
Ind., Mil.
Com.
VCC = Max,
VIN = Max,
Outputs Open
Power Supply
Current, Standby
ICC
C-15
Ind., Mil.
Com.
CL-15
Ind.
2
Output Short
Circuit Current
(1)
IOS
VOUT = 0.5V
-120
mA
VIL
Input Low Voltage
Input High Voltage
4.5 ≤ VCC ≤ 5.5V
-0.6
2.0
0.8
VCC + 0.75
0.5
V
V
V
V
V
VIH
IOL = 16 mA
IOL = 12 mA
Com., Ind.
Mil.
Output Low
Voltage
VIN = VIH or VIL,
VCC = Min
VOL
0.5
I
I
OL = 24 mA
Com.
0.8
Output High
Voltage
VIN = VIH or VIL,
VCC = Min
VOH
OH = -4.0 mA
2.4
V
Note:
1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.
Input Test Waveforms and Measurement Levels
tR, tF < 3 ns (10ꢀ to 90ꢀ)
Output Test Load
VCC
300
(390 MIL.)
390
(750 MIL.)
5
0776K–PLD–07/07
AC Waveforms, Product Term Clock(1)
Note:
1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.
AC Characteristics, Product Term Clock(1)
-7
-10
C/CL-15
Min
Max
7.5
7.5
7.5
7.5
5
Min
Max
10
Min
Max
Units
ns
Symbol
tPD
tEA
tER
tCO
tCF
tS
Parameter
Input or Feedback to Non-registered Output
Input to Output Enable
Input to Output Disable
Clock to Output
15
15
15
12
9
10
ns
10
ns
3
1
4
4
10
5
5
ns
Clock to Feedback
Input Setup Time
Feedback Setup Time
Hold Time
7.5
ns
3
4
8/12
7
ns
tSF
tH
3
4
ns
1
2
5
ns
tP
Clock Period
7
11
5.5
14
7
ns
tW
Clock Width
3.5
ns
External Feedback 1/(tS + tCO
)
95
71
86
90
50/41
62
MHz
MHz
MHz
ns
fMAX
Internal Feedback 1/(tSF + tCF
)
125
142
No Feedback 1/(tP)
71
tAW
tAR
tAP
tSP
Asynchronous Reset Width
5
3
10
10
15
15
Asynchronous Reset Recovery Time
ns
Asynchronous Reset to Registered Output Reset
8
12
15
ns
Setup Time, Synchronous Preset
4
7
8
ns
Note:
1. See ordering information for valid part numbers.
6
ATF750C(L)
0776K–PLD–07/07
ATF750C(L)
AC Waveforms, Input Pin Clock(1)
Note:
1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.
AC Characteristics, Input Pin Clock
-7
-10
C/CL-15
Symbol Parameter
Min
Max
7.5
7.5
7.5
6.5
3.5
Min
Max
10
10
10
7
Min
Max
15
Units
ns
tPD
Input or Feedback to Non-registered Output
Input to Output Enable
Input to Output Disable
Clock to Output
tEA
15
ns
tER
15
ns
tCOS
tCFS
tSS
0
0
0
0
0
10
ns
Clock to Feedback
Input Setup Time
5
0
5.5
ns
4
5
8/12.5
ns
tSFS
tHS
Feedback Setup Time
Hold Time
4
5
7
0
ns
0
0
ns
tPS
Clock Period
7
10
5
12
6
ns
tWS
Clock Width
3.5
ns
External Feedback 1/(tSS + tCOS
Internal Feedback 1/(tSFS + tCFS
No Feedback 1/(tPS
Asynchronous Reset Width
)
95
83
55/44
80
MHz
MHz
MHz
ns
fMAXS
)
133
142
100
100
)
83
tAW
tARS
tAP
5
5
10
10
15
15
Asynchronous Reset Recovery Time
Asynchronous Reset to Registered Output Reset
Setup Time, Synchronous Preset
ns
8
10
15
ns
tSPS
5
5/9
11
ns
7
0776K–PLD–07/07
Functional Logic Diagram ATF750C, Upper Half
8
ATF750C(L)
0776K–PLD–07/07
ATF750C(L)
Functional Logic Diagram ATF750C, Lower Half
9
0776K–PLD–07/07
Power-up Reset
The registers in the ATF750C(L)s are designed to reset during power-up. At a point
delayed slightly from VCC crossing VRST, all registers will be reset to the low state. The
output state will depend on the polarity of the output buffer.
This feature is critical for state machine initialization. However, due to the asynchronous
nature of reset and the uncertainty of how VCC actually rises in the system, the following
conditions are required:
1. The VCC rise must be monotonic,
2. After reset occurs, all input and feedback setup times must be met before driving
the clock terms or pin high, and
3. The clock pin, or signals from which clock terms are derived, must remain stable
during tPR
.
Parameter
Description
Typ
600
2.0
Max
1000
4.5
Units
ns
tPR
Power-up Reset Time
Power-up Reset Voltage
VRST
V
Pin Capacitance
f = 1 MHz, T = 25°C(1)
Typ
Max
8
Units
pF
Conditions
CIN
COUT
Note:
5
6
VIN = 0V
8
pF
VOUT = 0V
1. Typical values for nominal supply voltage. This parameter is only sampled and is not
100ꢀ tested.
10
ATF750C(L)
0776K–PLD–07/07
ATF750C(L)
Using the ATF750C’s The ATF750C(L)’s advanced flexibility packs more usable gates into 24 pins than any
other logic device. The ATF750C(L)s start with the popular 22V10 architecture, and add
several enhanced features:
Many Advanced
Features
•
Selectable D- and T-type Registers
Each ATF750C(L) flip-flop can be individually configured as either D- or T-type.
Using the T-type configuration, JK and SR flip-flops are also easily created. These
options allow more efficient product term usage.
•
Selectable Asynchronous Clocks
Each of the ATF750C(L)’s flip-flops may be clocked by its own clock product term or
directly from Pin 1 (SMD Lead 2). This removes the constraint that all registers must
use the same clock. Buried state machines, counters and registers can all coexist in
one device while running on separate clocks. Individual flip-flop clock source
selection further allows mixing higher performance pin clocking and flexible product
term clocking within one design.
•
•
A Full Bank of Ten More Registers
The ATF750C(L) provides two flip-flops per output logic cell for a total of 20. Each
register has its own sum term, its own reset term and its own clock term.
Independent I/O Pin and Feedback Paths
Each I/O pin on the ATF750C(L) has a dedicated input path. Each of the 20
registers has its own feedback terms into the array as well. This feature, combined
with individual product terms for each I/O’s output enable, facilitates true bi-
directional I/O design.
Synchronous Preset One synchronous preset line is provided for all 20 registers in the ATF750C(L). The
appropriate input signals to cause the internal clocks to go to a high state must be
received during a synchronous preset. Appropriate setup and hold times must be met,
as shown in the switching waveform diagram.
and Asynchronous
Reset
An individual asynchronous reset line is provided for each of the 20 flip-flops. Both mas-
ter and slave halves of the flip-flops are reset when the input signals received force the
internal resets high.
11
0776K–PLD–07/07
Software Support
All family members of the ATF750C(L) can be designed with Atmel-WinCUPL.
Additionally, the ATF750C may be programmed to perform the ATV750(L) functional
subset (no T-type flip-flops, pin clocking or D/T2 feedback) using the ATV750 JEDEC
file. In this case, the ATF750C becomes a direct replacement or speed upgrade for the
ATV750. The ATF750C is a direct replacement for the ATV750(L) and the ATV750B(L).
Software Compiler
Mode Selection
Table 1. Software Compiler Mode Selection
Device
Atmel - WinCupL Device Mnemonic
Pin-keeper
V750C
Disabled
Enabled
ATF750C-DIP
V750CPPK
V750LCC
Disabled
Enabled
ATF750C-PLCC
V750CPPKLCC
Third Party
Programmer Support
Table 2. Third Party Programmer Support
Device
Description
ATF750C (V750)
V750 Cross-programming. JEDEC file compatible with standard V750
JEDEC file (total fuses in JEDEC file = 14394). The Programmer will
automatically program “0”s into the User Rrow (UES), and disable the
Pin-keeper features. The Fuse Checksum will be the same as the old
ATV750/L file. This device type is recommended for customers that are
directly migrating from an ATV750/L device to an ATF750C/CL device.
ATF750C (V750B) V750B Cross-programming. JEDEC file compatible with standard
V750B JEDEC file (total fuses in JEDEC file = 14435). The Programmer
will automatically program “0”s into the User Row (UES), and disable the
Pin-keeper feature. The Fuse Checksum will be the same as the old
ATV750B/BL file. This device type is recommended for customers that
are directly migrating from an ATV750B/BL device to an ATF750C/CL
device.
ATF750C
Programming of User Row (UES) bits supported and Pin-keeper bit is
user-programmable. (Total fuses in JEDEC file = 14504). This is the
default device type and is recommended for users that have re-compiled
their source design files to specifically target the ATF750C device.
Note:
1. The ATF750C has 14,504 JEDEC fuses.
Security Fuse Usage A single fuse is provided to prevent unauthorized copying of the ATF750C(L) fuse pat-
terns. Once the security fuse is programmed, all fuses will appear programmed during
verify.
The security fuse should be programmed last, as its effect is immediate.
12
ATF750C(L)
0776K–PLD–07/07
ATF750C(L)
Preload of Registered The ATF750C(L)’s registers are provided with circuitry to allow loading of each register
asynchronously with either a high or a low. This feature will simplify testing since any
Outputs
state can be forced into the registers to control test sequencing. A VIH level on the I/O
pin will force the register high; a VIL will force it low, independent of the output polarity.
The PRELOAD state is entered by placing a 10.25V to 10.75V signal on pin 8 on DIPs,
and lead 10 on SMDs. When the clock term is pulsed high, the data on the I/O pins is
placed into the register chosen by the select pin
.
Level Forced on Registered
Output Pin during Preload Cycle
Select Pin
State
Register #0 State
after Cycle
Register #1 State
after Cycle
VIH
VIL
VIH
VIL
Low
Low
High
High
High
Low
X
X
X
High
Low
X
13
0776K–PLD–07/07
ATF750CL SUPPLY CURRENT
ATF750CSUPPLYCURRENTVS.
VS. SUPPLY VOLTAGE (TA = 25°C)
SUPPLYVOLTAGE(T=25°C)
A
160
140
120
100
80
140
120
100
80
60
40
20
0
60
40
20
4.50
4.75
5.00
5.25
5.50
0
SUPPLYVOLTAGE(V)
4.50
4.75
5.00
5.25
5.50
SUPPLY VOLTAGE (V)
SUPPLY CURRENT VS. FREQUENCY
SUPPLY CURRENT VS. FREQUENCY
STANDARD POWER (TA = 25°C)
LOW-POWER ("L") VERSION (TA = 25°C)
160
120
80
140
120
100
80
60
40
40
20
0
0
0
5
10
25
50
75
100
0
5
10
25
50
75
100
FREQUENCY (MHz)
FREQUENCY (MHz)
ATF750C/CL OUTPUT SOURCE CURRENT
VS. SUPPLY VOLTAGE (VOH = 2.4V)
ATF750C/CL OUTPUT SOURCE CURRENT
VS. OUTPUT VOLTAGE (VCC = 5V, TA = 25°C)
0
-5
0.00
-10.00
-20.00
-30.00
-40.00
-50.00
-60.00
-70.00
-80.00
-90.00
-10
-15
-20
-25
-30
-35
-40
-45
-50
4
4.5
5
5.5
6
0.00
0.50
1.00
1.50
2.00
2.50
3.00
3.50
4.00
4.50
5.00
SUPPLY VOLTAGE (V)
VOH (V)
14
ATF750C(L)
0776K–PLD–07/07
ATF750C(L)
ATF750C/CL OUTPUT SINK CURRENT
VS. SUPPLY VOLTAGE (VOL = 0.5V)
ATF750C/CL OUTPUT SINK CURRENT
VS. OUTPUT VOLTAGE (VCC = 5V, TA = 25°C)
140
120
100
80
44
43
42
41
40
39
38
37
36
35
34
60
40
20
0
4
4.5
5
5.5
6
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
V
OL (V)
SUPPLY VOLTAGE (V)
ATF750C/CL INPUT CURRENT VS. INPUT VOLTAGE
(VCC = 5V,TA = 25°C)
ATF750C/CL OUTPUT SINK CURRENT
VS. OUTPUT VOLTAGE (VCC = 5V, TA = 25°C)
90
30
25
20
15
10
5
80
70
60
50
40
30
20
10
0
0
-5
-10
-15
-20
-25
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
5.5
6
INPUT VOLTAGE (V)
VOL (V)
ATF750C/CL INPUT CURRENT VS. INPUT VOLTAGE
(VCC = 5V,TA = 25°C)
ATF750C/CL INPUT CLAMP CURRENT
VS. INPUT VOLTAGE (VCC = 5V,TA = 35°C)
WITHOUT PIN-KEEPER
1.8
1.6
1.4
1.2
1
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
0.8
0.6
0.4
0.2
0
-0.2
0
-0.2
-0.4
-0.6
-0.8
-1
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
5.5
6
INPUT VOLTAGE (V)
INPUT VOLTAGE (V)
15
0776K–PLD–07/07
ATF750C(L) Ordering Information
Ext.
tPD
(ns)
tCOS
(ns)
fMAXS
(MHz)
Ordering Code
Package
Operation Range
ATF750C-7JC
ATF750C-7PC
ATF750C-7SC
ATF750C-7XC(1)
28J
24P3
24S
Commercial
7.5
6.5
95
(0°C to 70°C)
24X(1)
ATF750C-10JC
ATF750C-10PC
ATF750C-10SC
ATF750C-10XC(1)
28J
24P3
24S
Commercial
(0°C to 70°C)
24X(1)
ATF750C-10JI
ATF750C-10PI
ATF750C-10SI
28J
24P3
24S
Industrial
10
7
83
(-40°C to 85°C)
ATF750C-10GM/883
ATF750C-10NM/883
5962-0720101MLA
5962-0720101M3A
24D3
28L
Military/883
(-55°C to 125°C)
Class B, Fully Compliant
24D3
28L
ATF750C-15JC
ATF750C-15PC
ATF750C-15SC
ATF750C-15XC(1)
28J
24P3
24S
Commercial
(0°C to 70°C)
24X(1)
ATF750C-15JI
ATF750C-15PI
ATF750C-15SI
28J
24P3
24S
Industrial
15
10
55
(-40°C to 85°C)
ATF750C-15GM/883
ATF750C-15NM/883
5962-0720102MLA
5962-0720102M3A
24D3
28L
Military/883
(-55°C to 125°C)
Class B, Fully Compliant
24D3
28L
ATF750CL-15JC
ATF750CL-15PC
ATF750CL-15SC
ATF750CL-15XC(1)
28J
24P3
24S
Commercial
(0°C to 70°C)
24X(1)
15
10
44
ATF750CL-15JI
ATF750CL-15PI
ATF750CL-15SI
28J
24P3
24S
Industrial
(-40°C to 85°C)
Note:
1. Special order only: TSSOP package requires special thermal management.
16
ATF750C(L)
0776K–PLD–07/07
ATF750C(L)
ATF750C(L) Green Package Options (Pb/Halide-free/RoHS Compliant)
Ext.
fMAXS
(MHz)
tPD
(ns)
tCOS
(ns)
Ordering Code
Package
Operation Range
ATF750C-7JX
ATF750C-7PX
ATF750C-7SX
28J
24P3
24S
Commercial
7.5
10
6.5
95
(0°C to 70°C)
ATF750C-10JU
ATF750C-10PU
ATF750C-10SU
ATF750C-10XU
28J
24P3
24S
Industrial
7
83
(-40°C to 85°C)
24X
ATF750CL-15JU
ATF750CL-15PU
ATF750CL-15SU
ATF750CL-15XU
28J
24P3
24S
Industrial
15
10
44
(-40°C to 85°C)
24X
Using “C” Product for Industrial
To use commercial product for industrial ranges, down-grade one speed grade from the “I” to the “C” device (7 ns “C” =
10 ns “I”) and de-rate power by 30ꢀ.
Package Type
24D3
28J
24-lead, 0.300" Wide, Non-windowed Ceramic Dual Inline Package (CerDIP)
28-lead, Plastic J-leaded Chip Carrier (PLCC)
28L
28-pad, Non-Windowed Ceramic Leadless Chip Carrier (LCC)
24-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
24-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)
24-lead, 0.173" Wide, Thin Shrink Small Outline (TSSOP)
24P3
24S
24X(1)
Note:
1. Special order only: TSSOP package requires special thermal management.
17
0776K–PLD–07/07
Packaging Information
24D3 – CerDIP
Dimensions in Millimeters and (Inches).
Controlling dimension: Inches.
MIL-STD 1835 D-9 Config A (Glass Sealed)
32.51(1.280)
31.50(1.240)
PIN
1
7.87(0.310)
7.24(0.285)
27.94(1.100) REF
5.08(0.200)
MAX
MIN
0.127(0.005)
1.52(0.060)
0.38(0.015)
0.66(0.026)
0.36(0.014)
SEATING
PLANE
5.08(0.200)
3.18(0.125)
1.65(0.065)
1.14(0.045)
2.45(0.100)BSC
8.13(0.320)
7.37(0.290)
0º~ 15º REF
0.46(0.018)
0.20(0.008)
10.20(0.400) MAX
10/21/03
TITLE
DRAWING NO. REV.
2325 Orchard Parkway
San Jose, CA 95131
24D3, 24-lead, 0.300" Wide. Non-windowed, Ceramic
Dual Inline Package (Cerdip)
24D3
B
R
18
ATF750C(L)
0776K–PLD–07/07
ATF750C(L)
28J – PLCC
1.14(0.045) X 45˚
PIN NO. 1
1.14(0.045) X 45˚
0.318(0.0125)
0.191(0.0075)
IDENTIFIER
D2/E2
E1
E
B1
B
e
A2
A1
D1
D
A
0.51(0.020)MAX
45˚ MAX (3X)
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
4.191
2.286
0.508
12.319
11.430
12.319
11.430
9.906
0.660
0.330
MAX
4.572
3.048
–
NOM
NOTE
SYMBOL
A
A1
A2
D
–
–
–
–
12.573
D1
E
–
11.582 Note 2
12.573
–
Notes:
1. This package conforms to JEDEC reference MS-018, Variation AB.
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
E1
D2/E2
B
–
11.582 Note 2
10.922
–
–
–
0.813
3. Lead coplanarity is 0.004" (0.102 mm) maximum.
B1
e
0.533
1.270 TYP
10/04/01
DRAWING NO. REV.
28J
TITLE
2325 Orchard Parkway
San Jose, CA 95131
28J, 28-lead, Plastic J-leaded Chip Carrier (PLCC)
B
R
19
0776K–PLD–07/07
28L – LCC
Dimensions in Millimeters and (Inches).
Controlling dimension: Inches.
MIL-STD 1835 C-4
11.68(0.460)
11.23(0.442)
2.54(0.100)
2.16(0.085)
11.68(0.460)
11.23(0.442)
1.91(0.075)
1.40(0.055)
PIN 1
1.40(0.055)
1.14(0.045)
INDEX CORNER
2.41(0.095)
1.91(0.075)
0.635(0.025)
X 45˚
0.381(0.015)
0.305(0.012)
0.178(0.007)
RADIUS
7.62(0.300) BSC
0.737(0.029)
0.533(0.021)
1.27(0.050) TYP
1.02(0.040) X 45˚
2.16(0.085)
1.65(0.065)
7.62(0.300) BSC
10/21/03
TITLE
DRAWING NO. REV.
2325 Orchard Parkway
San Jose, CA 95131
28L, 28-pad, Non-windowed, Ceramic Lid, Leadless Chip
Carrier (LCC)
28L
B
R
20
ATF750C(L)
0776K–PLD–07/07
ATF750C(L)
24P3 – PDIP
D
PIN
1
E1
A
SEATING PLANE
A1
L
B
B1
e
E
COMMON DIMENSIONS
(Unit of Measure = mm)
C
MIN
–
MAX
5.334
–
NOM
NOTE
SYMBOL
eC
A
–
–
–
–
–
–
–
–
–
–
–
eB
A1
D
0.381
31.623
7.620
6.096
0.356
1.270
2.921
0.203
–
32.131 Note 2
8.255
E
E1
B
7.112 Note 2
0.559
Notes:
1. This package conforms to JEDEC reference MS-001, Variation AF.
2. Dimensions D and E1 do not include mold Flash or Protrusion.
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").
B1
L
1.651
3.810
C
0.356
eB
eC
e
10.922
0.000
1.524
2.540 TYP
6/1/04
DRAWING NO. REV.
24P3
TITLE
2325 Orchard Parkway
San Jose, CA 95131
24P3, 24-lead (0.300"/7.62 mm Wide) Plastic Dual
Inline Package (PDIP)
D
R
21
0776K–PLD–07/07
24S – SOIC
B
D1
D
PIN 1 ID
PIN 1
e
E
A
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
–
MAX
2.65
0.30
10.65
7.60
15.60
0.51
1.27
0.32
NOM
NOTE
SYMBOL
A
–
A1
A1
D
0.10
10.00
7.40
15.20
0.33
0.40
0.23
–
–
D1
E
–
0º ~ 8º
–
L1
B
–
L
–
–
L
L1
e
1.27 BSC
06/17/2002
TITLE
DRAWING NO. REV.
2325 Orchard Parkway
San Jose, CA 95131
24S, 24-lead (0.300" body) Plastic Gull Wing Small Outline (SOIC)
24S
B
R
22
ATF750C(L)
0776K–PLD–07/07
ATF750C(L)
24X – TSSOP
Dimensions in Millimeter and (Inches)*
JEDEC STANDARD MO-153 AD
Controlling dimension: millimeters
0.30(0.012)
0.19(0.007)
4.48(0.176)
4.30(0.169)
6.50(0.256)
6.25(0.246)
PIN 1
0.65(0.0256)BSC
7.90(0.311)
7.70(0.303)
1.20(0.047)MAX
0.15(0.006)
0.05(0.002)
0.20(0.008)
0.09(0.004)
0º ~ 8º
0.75(0.030)
0.45(0.018)
04/11/2001
TITLE
DRAWING NO. REV.
2325 Orchard Parkway
San Jose, CA 95131
24X, 24-lead (4.4 mm body width) Plastic Thin Shrink Small Outline
Package (TSSOP)
24X
A
R
23
0776K–PLD–07/07
Revision History
Revision Level – Release Date History
K – July 2007
Added military-grade devices.
Added fully-green RoHS-compliant devices in select speed grades and packages.
24
ATF750C(L)
0776K–PLD–07/07
Headquarters
International
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Atmel Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Atmel Europe
Le Krebs
Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-
Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11
Product Contact
Web Site
Technical Support
Sales Contact
www.atmel.com
pld@atmel.com
www.atmel.com/contacts
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-
TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF
THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
© 2007 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are® and others are registered trade-
marks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
0776K–PLD–07/07
相关型号：
©2020 ICPDF网 联系我们和版权申明