CLS1-67203V-60 [ATMEL]
FIFO, 2KX9, 60ns, Asynchronous, CMOS, PQCC32, PLASTIC, LCC-32;
| 型号： | CLS1-67203V-60 |
| 厂家： | 
ATMEL |
| 描述： | FIFO, 2KX9, 60ns, Asynchronous, CMOS, PQCC32, PLASTIC, LCC-32 先进先出芯片 |
| 文件： | 总16页 (文件大小：147K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MATRA MHS
L 67203/L 67204
2K × 9 & 4K × 9 / 3.3 Volts CMOS Parallel FIFO
Introduction
The L67203/204 implement a first-in first-out algorithm, Using an array of eigh transistors (8 T) memory cell and
featuring asynchronous read/write operations. The FULL fabricated with the state of the art 1.0 µm lithography
and EMPTY flags prevent data overflow and underflow. named SCMOS, the L 67203/204 combine an extremely
The Expansion logic allows unlimited expansion in word low standby supply current (typ = 1.0 µA) with a fast
size and depth with no timing penalties. Twin address access time at 55 ns over the full temperature range. All
pointers automatically generate internal read and write versions offer battery backup data retention capability
addresses, and no external address information are with a typical power consumption at less than 5 µW.
required for the MHS FIFOs. Address pointers are
For military/space applications that demand superior
automatically incremented with the write pin and read
levels of performance and reliability the L 67203/204 is
pin. The 9 bits wide data are used in data communications
processed according to the methods of the latest revision
applications where a parity bit for error checking is
of the MIL STD 883 (class B or S) and/or ESA SCC 9000.
necessary. The Retransmit pin resets the Read pointer to
zero without affecting the write pointer. This is very
useful for retransmitting data when an error is detected in
the system.
Features
D First-in first-out dual port memory
D Single supply 3.3 ± 0.3 volts
D 2048 × 9 organisation (L 67203)
D 4096 × 9 organisation (L 67204)
D Fast access time
D Fully expandable by word width or depth
D Asynchronous read/write operations
D Empty, full and half flags in single device mode
D Retransmit capability
D Bi-directional applications
Commercial, industrial automotive and military :
55, 60, 65 ns
D Battery back-up operation 2 V data retention
D TTL compatible
D Wide temperature range : – 55 °C to + 125 °C
D High performance SCMOS technology
D 67203L/204L low power
67203V/204V very low power
Rev. C (10/11/94)
1
L 67203/L 67204
Interface
MATRA MHS
Block Diagram
Pin Configuration
DIL plastic 28 pin 300 mils
DIL ceramic 28 pin 600 mils
32 pin LCC and PLCC
SO/DIL (top view)
LCC (top view)
INDEX
W
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
CC
I
8
I
3
I
2
I
1
I
0
2
I
I
I
I
4
4
3
2
32 31 30
1
I
I
I
5
6
7
8
9
29
I
3
2
1
0
6
5
6
7
28
27
26
25
24
23
22
21
I
7
4
NC
5
XI
FL/RT
RS
6
FL/RT
RS
XI
7
FF
FF
8
EF
10
11
12
13
Q
Q
EF
0
1
Q
9
XO/HF
XO/HF
0
Q
10
11
12
13
14
Q
NC
Q
1
7
7
Q
Q
Q
Q
2
6
2
6
14 15 16 17 18 19 20
Q
Q
Q
Q
R
3
8
5
4
GND
(*) On request only
2
Rev. C (10/11/94)
MATRA MHS
L 67203/L 67204
Pin Names
NAMES
I0–8
Q0–8
W
DESCRIPTION
NAMES
DESCRIPTION
Inputs
FF
XO/HF
XI
Full Flag
Outputs
Expansion Out/Half–Full Flag
Expansion IN
Write Enable
Read Enable
Reset
R
FL/RT
VCC
GND
First Load/Retransmit
Power Supply
RS
EF
Empty Flag
Ground
Signal Description
pointers to the first location. A reset is required after
power-up before a write operation can be enabled. Both
the Read Enable (R) and Write Enable (W) inputs must be
in the high state during the period shown in figure 1 (i.e.
Data In (I0 - I8)
Data inputs for 9 - bit data
t
before the rising edge of RS) and should not change
RSS
Reset (RS)
until t
after the rising edge of RS. The Half-Full Flag
RSR
(HF) will be reset to high after Reset (RS).
Reset occurs whenever the Reset (RS) input is taken to a
low state. Reset returns both internal read and write
Figure 1. Reset.
Notes : 1. EF, FF and HF may change status during reset, but flags will be valid at t
.
RSC
2. W and R = V around the rising edge of RS.
IH
will be set to low and remain in this state until the
difference between the write and read pointers is less than
or equal to half the total available memory in the device.
The Half-Full Flag (HF) is then reset by the rising edge
of the read operation.
Write Enable (W)
A write cycle is initiated on the falling edge of this input
if the Full Flag (FF) is not set. Data set-up and hold times
must be maintained in the rise time of the leading edge of
the Write Enable (W). Data is stored sequentially in the
Ram array, regardless of any current read operation.
To prevent data overflow, the Full Flag (FF) will go low,
inhibiting further write operations. On completion of a
valid read operation, the Full Flag (FF) will go high after
TRFF, allowing a valid write to begin. When the FIFO
Once half the memory is filled, and during the falling
edge of the next write operation, the Half-Full Flag (HF)
Rev. C (10/11/94)
3
L 67203/L 67204
MATRA MHS
stack is full, the internal write pointer is blocked from W,
so that external changes to W will have no effect on the
full FIFO stack.
Expansion In (XI)
This input is a dual-purpose pin. Expansion In (XI) is
connected to GND to indicate an operation in the single
device mode. Expansion In (XI) is connected to
Expansion Out (XO) of the previous device in the Depth
Expansion or Daisy Chain modes.
Read Enable (R)
A read cycle is initiated on the falling edge of the Read
Enable (R) provided that the Empty Flag (EF) is not set.
The data is accessed on a first in/first out basis, not with
standing any current write operations. After Read Enable
(R) goes high, the Data Outputs (Q0 - Q8) will return to
a high impedance state until the next Read operation.
When all the data in the FIFO stack has been read, the
Empty Flag (EF) will go low, allowing the “final” read
cycle, but inhibiting further read operations whilst the
data outputs remain in a high impedance state. Once a
valid write operation has been completed, the Empty Flag
(EF) will go high after tWEF and a valid read may then
be initiated. When the FIFO stack is empty, the internal
read pointer is blocked from R, so that external changes
to R will have no effect on the empty FIFO stack.
Full Flag (FF)
The Full Flag (FF) will go low, inhibiting further write
operations when the write pointer is one location less than
the read pointer, indicating that the device is full. If the
read pointer is not moved after Reset (RS), the Full Flag
(FF) will go low after 2048/4096 writes.
Empty Flag (EF)
The Empty Flag (EF) will go low, inhibiting further read
operations when the read pointer is equal to the write
pointer, indicating that the device is empty.
Expansion Out/Half-full Flag (XO/HF)
First Load/Retransmit (FL/RT)
This is a dual-purpose output. In the single device mode,
when Expansion In (XI) is connected to ground, this
output acts as an indication of a half-full memory.
This is a dual-purpose input. In the Depth Expansion
Mode, this pin is connected to ground to indicate that it
is the first loaded (see Operating Modes). In the Single
Device Mode, this pin acts as the retransmit input. The
Single Device Mode is initiated by connecting the
Expansion In (XI) to ground.
After half the memory is filled and on the falling edge of
the next write operation, the Half-Full Flag (HF) will be
set to low and will remain set until the difference between
the write and read pointers is less than or equal to half of
the total memory of the device. The Half-Full Flag (HF)
is then reset by the rising edge of the read operation.
The L 67203/204 can be made to retransmit data when the
Retransmit Enable Control (RT) input is pulsed low. A
retransmit operation will set the internal read point to the
first location and will not affect the write pointer. Read
Enable (R) and Write Enable (W) must be in the high state
during retransmit. The retransmit feature is intended for
use when a number of writes equals or less than the depth
of the FIFO have occured since the last RS cycle. The
retransmit feature is not compatible with the Depth
Expansion Mode and will affect the Half-Full Flag (HF),
In the Depth Expansion Mode, Expansion In (XI) is
connected to Expansion Out (XO) of the previous device.
This output acts as a signal to the next device in the Daisy
Chain by providing a pulse to the next device when the
previous device reaches the last memory location.
Data Output (Q0 - Q8)
in accordance with the relative locations of the read and DATA output for 9-bit wide data. This data is in a high
write pointers. impedance condition whenever Read (R) is in a high state.
4
Rev. C (10/11/94)
MATRA MHS
L 67203/L 67204
Functional Description
Operating Modes
L 67203/204 is in a Single Device Configuration when
the Expansion In (XI) control input is grounded (see
Single Device Mode
A single L 67203/204 may be used when the application Figure 2). In this mode the Half-Full Flag (HF), which is
requirements are for 2048/4096 words or less. The an active low output, is shared with Expansion Out (XO).
Figure 2. Block Diagram of Single 2K × 9 and 4K × 9 FIFO.
HF
(HALF–FULL FLAG)
(W)
9
(R)
Q
READ
WRITE
9
DATA
DATA
OUT
IN
(I)
L
67203/204
(EF)
(RT)
EMPTY FLAG
RETRANSMIT
FULL FLAG (FF)
(RS)
RESET
EXPANSION IN (XI)
Status flags (EF, FF and HF) can be detected from any
device. Figure 3 demonstrates an 18-bit word width by
Width Expansion Mode
Word width may be increased simply by connecting the using two L 67203/204. Any word width can be attained
corresponding input control signals of multiple devices. by adding additional L 67203/204.
Figure 3. Block Diagram of 2048 / 4096 × 18 FIFO Memory Used in Width Expansion Mode.
HF
HF
18
9
9
DATA (I)
IN
(R) READ
(EF) EMPTY FLAG
(RT) RETRANSMIT
WRITE
(W)
L
L
FULL FLAG
RESET
(FF)
67203/204
67203/204
(RS)
9
9
XI
XI
18
(Q) DATA
OUT
Note : 3. Flag detection is accomplished by monitoring the FF, EF and the HF signals on either (any) device used in the width
expansion configuration. Do not connect any output control signals together.
Rev. C (10/11/94)
5
L 67203/L 67204
MATRA MHS
Table 1 : Reset and retransmit
Single Device Configuration/Width Expansion Mode
INPUTS
INTERNAL STATUS
Read Pointer Write Pointer
OUTPUTS
MODE
RS
0
RT
X
XI
0
EF
0
FF
1
HF
1
Reset
Location Zero
Location Zero
Location Zero
Unchanged
Retransmit
Read/Write
1
0
0
X
X
X
(4)
(4)
1
1
0
Increment
Increment
X
X
X
Note : 4. Pointer will increment if flag is high.
Table 2 : Reset and First Load Truth Table
Depth Expansion/Compound Expansion Mode
INPUTS
INTERNAL STATUS
OUTPUTS
MODE
RS
0
FL
0
XI
(5)
(5)
(5)
Read Pointer
Write Pointer
Location Zero
Location Zero
X
EF
FF
1
Reset First Device
Reset All Other Devices
Read/Write
Location Zero
Location Zero
X
0
0
0
1
1
1
X
X
X
Note : 5. XI is connected to XO of previous device.
See fig. 5.
Depth Expansion (Daisy Chain) Mode
Compound Expansion Module
It is quite simple to apply the two expansion techniques
described above together to create large FIFO arrays (see
figure 5).
The L 67203/204 can be easily adapted for applications
which require more than 2048/4096 words. Figure 4
demonstrates
Depth
Expansion
using
three
L 67203/204s. Any depth can be achieved by adding
additional 67203/204.
Bidirectional Mode
The L 67203/204 operate in the Depth Expansion
configuration if the following conditions are met :
Applications which require data buffering between two
systems (each system being capable of Read and Write
operations) can be created by coupling L 67203/204 as
shown in figure 6. Care must be taken to ensure that the
appropriate flag is monitored by each system (i.e. FF is
monitored on the device on which W is in use ; EF is
monitored on the device on which R is in use). Both Depth
Expansion and Width Expansion may be used in this
mode.
1. The first device must be designated by connecting the
First Load (FL) control input to ground.
2. All other devices must have FL in the high state.
3. The Expansion Out (XO) pin of each device must be
connected to the Expansion In (XI) pin of the next
device. See figure 4.
4. External logic is needed to generate a composite Full
Flag (FF) and Empty Flag (EF). This requires that all
EF’s and all FFs be ØRed (i.e. all must be set to
generate the correct composite FF or EF). See figure 4.
Data Flow - Through Modes
Two types of flow-through modes are permitted : a read
5. The Retransmit (RT) function and Half-Full Flag (HF) flow-through and a write flow-through mode. In the read
are not available in the Depth Expansion Mode. flow-through mode (figure 17) the FIFO stack allows a
6
Rev. C (10/11/94)
MATRA MHS
L 67203/L 67204
single word to be read after one word has been written to In the write flow-through mode (figure 18), the FIFO
an empty FIFO stack. The data is enabled on the bus at stack allows a single word of data to be written
(tWEF + tA) ns after the leading edge of W which is immediately after a single word of data has been read
known as the first write edge and remains on the bus until from a full FIFO stack. The R line causes the FF to be
the R line is raised from low to high, after which the bus reset, but the W line, being low, causes it to be set again
will go into a three-state mode after tRHZ ns. The EF line in anticipation of a new data word. The new word is
will show a pulse indicating temporary reset and then will loaded into the FIFO stack on the leading edge of W. The
be set. In the interval in which R is low, more words may W line must be toggled when FF is not set in order to write
be written to the FIFO stack (the subsequent writes after new data into the FIFO stack and to increment the write
the first write edge will reset the Empty Flag) ; however, pointer.
the same word (written on the first write edge) presented
to the output bus as the read pointer will not be
incremented if R is low. On toggling R, the remaining
words written to the FIFO will appear on the output bus
in accordance with the read cycle timings.
Figure 4. Block Diagram of 1536 × 9 / 3072 × 9 FIFO Memory (Depth expansion).
XO
W
R
FF
9
EF
FL
6
9
L
9
67203/204
Q
V
CC
FULL
EMPTY
FF
9
EF
FL
L
67203/204
EF
FL
FF
9
L
67203/204
RS
XI
Figure 5. Compound FIFO Expansion.
Q
0
– Q
Q
Q
– Q
– Q
Q
Q
– Q
– Q
8
9
17
(N–8)
N
Q
0
– Q
8
9
17
(N–8)
N
L 67203/204
L 67203/204
L 67203/204
R . W . RS
DEPTH
EXPANSION
BLOCK
DEPTH
EXPANSION
BLOCK
DEPTH
EXPANSION
BLOCK
I
0
– I
8
I
9
– I
17
I
– I
N
(N–8)
I
0
– I
8
I
9
– I
17
I – I
(N–8) N
Notes : 6. For depth expansion block see section on Depth Expansion and Figure 4.
7. For Flag detection see section on Width Expansion and Figure 3.
Rev. C (10/11/94)
7
L 67203/L 67204
MATRA MHS
Figure 6. Bidirectional FIFO Mode.
R
W
A
B
L
EF
B
B
FF
A
HF
67203
67204
I
Q
B 0–8
A 0–8
SYSTEM A
SYSTEM B
Q
A 0–8
I
B 0–8
L
67203
67204
R
W
A
A
A
B
HF
EF
FF
B
8
Rev. C (10/11/94)
MATRA MHS
L 67203/L 67204
Electrical Characteristics
Absolute Maximum Ratings
Supply voltage (VCC – GND) . . . . . . . . . . . . . . . . . . – 0.3 V to 7.0 V
Input or Output voltage applied : . . . . (GND – 0.3 V) to (Vcc + 0.3 V)
Storage temperature : . . . . . . . . . . . . . . . . . . . . . . . –65 °C to + 150 °C
OPERATING RANGE
Military
OPERATING SUPPLY VOLTAGE
OPERATING TEMPERATURE
– 55 °C to + 125 °C
Vcc = 3.3 V ± 0.3 V
Vcc = 3.3 V ± 0.3 V
Vcc = 3.3 V ± 0.3 V
Vcc = 3.3 V ± 0.3 V
Industrial
– 40 °C to + 85 °C
Commercial
0 °C to + 70 °C
Automotive
– 40 °C to + 125 °C
DC Parameters
L 67203/204–55
L 67203/204–60
L 67203/204–65
Parameter
Description
Version
UNIT VALUE
IND
AUTO
IND
COM
COM
MIL
AUTO
V
L
V
L
V
L
65
65
70
70
70
70
65
65
70
70
mA
mA
µA
µA
µA
µA
Max
Max
Max
Max
Max
Max
I
Operating
supply current
CCOP (8)
150
150
10
150
150
20
150
150
20
150
150
10
150
150
20
I
Standby
supply current
CCSB (9)
I
Power down
current
CCPD (10)
30
60
60
30
60
Notes : 8. Icc measurements are made with outputs open. F = F max
9. R = W = RS = FL/RT = VIH.
10. All input = Vcc.
L 67203/204
–55
L 67203/204
–65
PARAMETER
DESCRIPTION
UNIT
VALUE
ILI (11)
Input leakage current
± 1
± 1
± 1
0.6
2.0
0.5
2.2
8
µA
µA
V
Max
Max
Max
Min
Max
Min
Max
Max
ILO (12)
Output leakage current
Input low voltage
Input high voltage
Output low voltage
Output high voltage
Input capacitance
Output capacitance
± 1
0.6
2.0
0.5
2.2
8
VIL (13)
VIH (13)
VOL (14)
VOH (14)
C IN (15)
C OUT (15)
V
V
V
pF
pF
8
8
Notes : 11. 0.4 ≤ Vin ≤ Vcc.
12. R = VIH, 0.4 ≤ VOUT ≤ VCC.
13. VIH max = Vcc + 0.3 V. VIL min = –0.3 V or –1 V pulse width 50 ns.
14. Vcc min, IOL = 4 mA, IOH = –1 mA.
15. This parameter is sampled and not tested 100 % – TA = 25 °C – F = 1 MHz.
Rev. C (10/11/94)
9
L 67203/L 67204
MATRA MHS
Figure 7. Output Load.
AC Test Conditions
5 V
Input pulse levels
Input rise/Fall times
Input timing reference levels
Output reference levels
Output load
: Gnd to 3.0 V
500 Ω
: 5 ns
TO
OUTPUT
PIN
: 1.5 V
: 1.5 V
: See figure 7
30 pF*
333 Ω
or equivalent circuit
* includes jig and scope capacitance
L 67203/204
– 55
L 67203/204
– 60
L 67203/204
– 65
SYMBOL
(16)
SYMBOL
(17)
PARAMETER (18) (22)
UNIT
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
READ CYCLE
TRLRL
tRC
Read cycle time
70
–
–
55
–
75
–
–
60
–
80
–
–
65
–
ns
ns
ns
ns
ns
ns
ns
ns
TRLQV
tA
Access time
TRHRL
tRR
Read recovery time
15
55
10
15
5
15
60
–
15
65
10
15
5
TRLRH
tRPW
tRLZ
tWLZ
tDV
Read pulse width (19)
Read low to data low Z (20)
Write low to data low Z (20, 21)
Data valid from read high
Read high to data high Z (20)
–
–
–
TRLQX
–
–
–
TWHQX
TRHQX
TRHQZ
–
–
–
–
–
5
–
–
tRHZ
–
30
–
–
–
30
WRITE CYCLE
TWLWL
TWLWH
TWHWL
TDVWH
TWHDX
tWC
Write cycle time
Write pulse width (19)
Write recovery time
Data set-up time
Data hold time
70
55
15
30
0
–
–
–
–
–
75
60
15
30
5
–
–
–
–
–
80
65
15
30
10
–
–
–
–
–
ns
ns
ns
ns
ns
tWPW
tWR
tDS
tDH
RESET CYCLE
TRSLWL
TRSLRSH
TWHRSH
TRSHWL
tRSC
Reset cycle time
70
55
55
15
–
–
–
–
75
60
60
15
–
–
–
–
80
65
65
15
–
–
–
–
ns
ns
ns
ns
tRS
Reset pulse width (19)
Reset set-up time
tRSS
tRSR
Reset recovery time
RETRANSMIT CYCLE
TRTLWL
TRTLRTH
TWHRTH
TRTHWL
FLAGS
tRTC
tRT
Retransmit cycle time
70
55
55
15
–
–
–
–
75
60
60
15
–
–
–
–
80
65
65
15
–
–
–
–
ns
ns
ns
ns
Retransmit pulse width (19)
Retransmit set-up time (20)
Retransmit recovery time
tRTS
tRTR
TRSLEFL
TRSLFFH
TRLEFL
TRHFFH
TEFHRH
TWHEFH
TWLFFL
TWLHFL
TRHHFH
tEFL
Reset to EF low
–
–
65
65
50
50
–
–
–
75
75
55
55
–
–
–
75
75
60
60
–
ns
ns
ns
ns
ns
ns
ns
ns
ns
tHFH, tFFH
tREF
Reset to HF/FF high
Read low to EF low
Read high to FF high
Read width after EF high
Write high to EF high
Write low to FF low
Write low to HF low
Read high to HF high
–
–
–
tRFF
–
–
–
tRPE
55
–
60
–
65
–
tWEF
tWFF
tWHF
tRHF
50
50
65
65
55
55
75
75
60
60
75
75
–
–
–
–
–
–
–
–
–
10
Rev. C (10/11/94)
MATRA MHS
L 67203/L 67204
L 67203/204
– 55
L 67203/204
– 60
L 67203/204
– 65
SYMBOL
(16)
SYMBOL
(17)
PARAMETER (18) (22)
UNIT
MIN.
MAX.
MIN. MAX.
MIN.
MAX.
TFFHWH
EXPANSION
TWLXOL
TWHXOH
TXILXIH
TXIHXIL
TXILRL
tWPF
Write width after FF high
55
–
60
–
65
–
ns
tXOL
tXOH
tXI
Read/Write to XO low
Read/Write to XO high
XI pulse width
–
55
55
–
–
–
60
60
–
–
65
65
–
ns
ns
ns
ns
ns
–
–
55
10
15
60
–
65
10
15
tXIR
tXIS
XI recovery time
XI set-up time
–
–
–
–
15
–
–
Notes : 16. STD symbol.
17. ALT symbol.
18. Timings referenced as in ac test conditions.
19. Pulse widths less than minimum value are not allowed.
20. Values guaranteed by design, not currently tested.
21. Only applies to read data flow-through mode.
22. All parameters tested only.
Figure 8. Asynchronous Write and Read Operation.
Rev. C (10/11/94)
11
L 67203/L 67204
MATRA MHS
Figure 9. Full Flag from Last Write to First Read.
12
Rev. C (10/11/94)
MATRA MHS
L 67203/L 67204
Figure 10. Empty Flag from Last Read to First Write.
Figure 11. Retransmit.
Notes : 23. EF, FF and HF may change status during Retransmit, but flags will be valid at t
.
RTC
Figure 12. Empty Flag Timing.
Rev. C (10/11/94)
13
L 67203/L 67204
MATRA MHS
Figure 13. Full Flag Timing.
Figure 14. Half-Full Flag Timing.
Figure 15. Expansion Out.
14
Rev. C (10/11/94)
MATRA MHS
L 67203/L 67204
Figure 16. Expansion In.
Figure 17. Read Data Flow – Through Mode.
Rev. C (10/11/94)
15
L 67203/L 67204
MATRA MHS
Figure 18. Write Data Flow – Through Mode.
Ordering Information
TEMPERATURE RANGE
PACKAGE
DEVICE SPEED
FLOW
C
L
3P
67204L
55
M = 5 V version
L = 3.3 V version
55 ns
60 ns
65 ns
Blank
/883
CB
=
=
=
MHS standards
MIL-STD 883 CLASS B or S
Compliant CECC 90000
level B
Special customer request
Flight models (space)
Mechanical parts
1I = 28 pin DIL ceramic 600 mils
3P = 28 pin DIL plastic 300 mils
4J = 32 pin LCC rectangular
S1 = 32 pin PLCC
*UI = 28 pin SOJ plastic 300 mils
*TI = 28 pin SOL plastic 300 mils
SHXXX
FHXXX
MHXXX =
=
=
(space)
Life test parts (space)
LHXXX
=
67203 = 2048 × 9 FIFO
67204 = 4096 × 9 FIFO
L = Low power
V = Very low power
EL = Low power and rad tolerant
C = Commercial
I = Industrial
A = Automotive
M = Military
S = Space
0° to +70°C
–40° to +85°C
–40° to +125°C
–55° to +125°C
–55° to +125°C
EV = Very low power and rad tolerant
* On request only
The information contained herein is subject to change without notice. No responsibility is assumed by MATRA MHS SA for using this publication
and/or circuits described herein : nor for any possible infringements of patents or other rights of third parties which may result from its use.
16
Rev. C (10/11/94)
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
©2020 ICPDF网 联系我们和版权申明