CAT28WC129KI-TE13 [CATALYST]
128K-Bit I2C Serial CMOS E2PROM; 128K位I2C串行E2PROM CMOS
| 型号： | CAT28WC129KI-TE13 |
| 厂家： | 
CATALYST SEMICONDUCTOR |
| 描述： | 128K-Bit I2C Serial CMOS E2PROM |
| 文件： | 总8页 (文件大小：78K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Preliminary
CAT24WC129
128K-Bit I2C Serial CMOS E2PROM
FEATURES
■ 1MHz I2C Bus Compatible*
■ Write Protect Feature
– Top 1/4 Array Protected When WP at VIH
■ 1.8 to 6 Volt Operation
■ 100,000 Program/Erase Cycles
■ 100 Year Data Retention
■ 8-Pin DIP or 8-Pin SOIC
■ Low Power CMOS Technology
■ 64-Byte Page Write Buffer
■ Self-Timed Write Cycle with Auto-Clear
■ Commercial, Industrial and Automotive
Temperature Ranges
DESCRIPTION
The CAT24WC129 is a 128K-bit Serial CMOS E2PROM
internally organized as 16384 words of 8 bits each.
Catalyst’s advanced CMOS technology substantially
reduces device power requirements. The
CAT24WC129 featuresa64-bytepagewritebuffer.The
device operates via the I2C bus serial interface and is
available in 8-pin DIP or 8-pin SOIC packages.
BLOCK DIAGRAM
PIN CONFIGURATION
DIP Package (P)
EXTERNAL LOAD
1
2
3
4
8
7
6
5
V
NC
NC
CC
WP
SENSE AMPS
SHIFT REGISTERS
D
OUT
NC
SCL
SDA
ACK
V
SS
V
V
CC
SS
WORD ADDRESS
BUFFERS
COLUMN
DECODERS
SOIC Package (J,K)
512
START/STOP
1
2
3
4
8
7
6
5
SDA
V
NC
NC
NC
CC
LOGIC
WP
SCL
SDA
E2PROM
256X512
V
SS
XDEC
256
24WC129 F01
CONTROL
LOGIC
WP
PIN FUNCTIONS
Pin Name
Function
DATA IN STORAGE
SDA
SCL
WP
Serial Data/Address
Serial Clock
HIGH VOLTAGE/
TIMING CONTROL
Write Protect
VCC
VSS
+1.8V to +6V Power Supply
Ground
SCL
STATE COUNTERS
24WC129 F02
2
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I C Bus Protocol.
© 1998 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
Doc. No. 25065-00 6/99 S-1
1
CAT24WC129
Preliminary
*COMMENT
ABSOLUTE MAXIMUM RATINGS*
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device.
These are stress ratings only, and functional operation of
the device at these or any other conditions outside of those
listed in the operational sections of this specification is not
implied. Exposure to any absolute maximum rating for
extended periods may affect device performance and
reliability.
Temperature Under Bias
–55°C to +125°C
Storage Temperature....................... –65°C to +150°C
Voltage on Any Pin with
Respect to Ground(1) ........... –2.0V to +VCC + 2.0V
VCC with Respect to Ground ............... –2.0V to +7.0V
Package Power Dissipation
Capability (Ta = 25°C)................................... 1.0W
Lead Soldering Temperature (10 secs) ............ 300°C
Output Short Circuit Current(2) ........................ 100mA
RELIABILITY CHARACTERISTICS
Symbol
Parameter
Endurance
Min.
100,000
100
Max.
Units
Cycles/Byte
Years
Reference Test Method
MIL-STD-883, Test Method 1033
MIL-STD-883, Test Method 1008
MIL-STD-883, Test Method 3015
JEDEC Standard 17
(3)
NEND
(3)
TDR
Data Retention
ESD Susceptibility
Latch-up
(3)
VZAP
2000
100
Volts
(3)(4)
ILTH
mA
D.C. OPERATING CHARACTERISTICS
= +1.8V to +6.0V, unless otherwise specified.
V
CC
Limits
Symbol
Parameter
Min.
Typ.
Max.
Units
Test Conditions
I
I
I
Power Supply Current - Read
1
mA
f
V
= 100 KHz
=5V
CC1
SCL
CC
Power Supply Current - Write
Standby Current
3
0
mA
f
V
= 100 KHz
=5V
CC2
SCL
CC
(5)
µA
V
V
= GND or V
SB
IN
CC
=5V
CC
I
I
Input Leakage Current
Output Leakage Current
Input Low Voltage
3
3
µA
µA
V
V
V
= GND to V
LI
IN
CC
= GND to V
CC
LO
OUT
V
V
V
V
–1
x 0.7
V
x 0.3
IL
CC
Input High Voltage
V
V
CC
+ 0.5
V
IH
CC
Output Low Voltage (V
Output Low Voltage (V
= +3.0V)
= +1.8V)
0.4
0.5
V
I
I
= 3.0 mA
OL1
OL2
CC
CC
OL
OL
V
= 1.5 mA
CAPACITANCE T = 25°C, f = 1.0 MHz, V
= 5V
CC
A
Symbol
Test
Max.
Units
Conditions
VI/O = 0V
VIN = 0V
(3)
CI/O
Input/Output Capacitance (SDA)
Input Capacitance (SCL, WP)
8
6
pF
pF
(3)
CIN
Note:
(1) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20 ns. Maximum DC
voltage on output pins is V +0.5V, which may overshoot to V + 2.0V for periods of less than 20ns.
CC
CC
(2) Output shorted for no more than one second. No more than one output shorted at a time.
(3) This parameter is tested initially and after a design or process change that affects the parameter.
(4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1V to V +1V.
CC
(5) Standby current (I ) = 0 µA (<900 nA).
SB
Doc. No. 25065-00 6/99 S-1
2
Preliminary
CAT24WC129
A.C. CHARACTERISTICS
V
CC
= +1.8V to +6V, unless otherwise specified
Output Load is 1 TTL Gate and 100pF
Read & Write Cycle Limits
Symbol
Parameter
VCC=1.8V - 6.0V VCC=2.5V - 6.0V VCC=3.0V - 5.5V
Min. Max.
Min.
Max.
400
0.9
Min.
Max.
1000
0.55
Units
kHz
µs
FSCL
tAA
Clock Frequency
100
SCL Low to SDA Data Out
and ACK Out
0.1
3.5
0.05
1.2
0.05
0.5
(1)
tBUF
Time the Bus Must be Free Before 4.7
a New Transmission Can Start
µs
tHD:STA
tLOW
Start Condition Hold Time
Clock Low Period
4.0
4.7
4.0
4.0
0.6
1.2
0.6
0.6
0.25
0.6
µs
µs
µs
µs
tHIGH
Clock High Period
0.4
tSU:STA
Start Condition Setup Time
0.25
(for a Repeated Start Condition)
tHD:DAT
tSU:DAT
Data In Hold Time
0
0
0
ns
ns
µs
ns
µs
ns
ms
Data In Setup Time
100
100
100
(1)
tR
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
Write Cycle Time
1.0
0.3
0.3
(1)
tF
300
300
100
tSU:STO
tDH
4.7
0.6
50
0.25
50
100
tWR
10
10
10
(1)(2)
Power-Up Timing
Symbol
Parameter
Max.
Units
tPUR
tPUW
Power-Up to Read Operation
Power-Up to Write Operation
1
1
ms
ms
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) t and t are the delays required from the time V is stable until the specified operation can be initiated.
PUR
PUW
CC
The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During
the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave
address.
FUNCTIONAL DESCRIPTION
The CAT24WC129 supports the I2C Bus data transmis-
operates as a Slave device. Both the Master device and
sion protocol. This Inter-Integrated Circuit Bus protocol
defines any device that sends data to the bus to be a
transmitter and any device receiving data to be a re-
ceiver. The transfer is controlled by the Master device
which generates the serial clock and all START and
STOP conditions for bus access. The CAT24WC129
Slave device can operate as either transmitter or re-
ceiver, but the Master device controls which mode is
activated.
Doc. No. 25065-00 6/99 S-1
3
CAT24WC129
Preliminary
I2C BUS PROTOCOL
PIN DESCRIPTIONS
The features of the I2C bus protocol are defined as
follows:
SCL: Serial Clock
The serial clock input clocks all data transferred into or
out of the device.
(1) Data transfer may be initiated only when the bus
is not busy.
SDA: Serial Data/Address
The bidirectional serial data/address pin is used to
transfer all data into and out of the device. The SDA pin
is an open drain output and can be wire-ORed with other
open drain or open collector outputs.
(2) During a data transfer, the data line must remain
stablewhenevertheclocklineishigh.Anychanges
in the data line while the clock line is high will be
interpreted as a START or STOP condition.
WP: Write Protect
START Condition
This input, when tied to GND, allows write operations to
the entire memory. When this pin is tied to Vcc, the top
1/4arrayof memory(locations3000Hto3FFFH)iswrite
protected. When left floating, memory is unprotected.
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT24WC129 monitors
the SDA and SCL lines and will not respond until this
condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must
end with a STOP condition.
Figure 1. Bus Timing
t
t
t
F
HIGH
R
t
t
LOW
LOW
SCL
t
t
HD:DAT
SU:STA
t
t
t
t
HD:STA
SU:DAT
SU:STO
SDA IN
BUF
t
t
DH
AA
SDA OUT
5020 FHD F03
Figure 2. Write Cycle Timing
SCL
SDA
8TH BIT
BYTE n
ACK
t
WR
STOP
CONDITION
START
CONDITION
ADDRESS
5020 FHD F04
Figure 3. Start/Stop Timing
SDA
SCL
START BIT
STOP BIT
5020 FHD F05
Doc. No. 25065-00 6/99 S-1
4
Preliminary
CAT24WC129
DEVICE ADDRESSING
knowledge, the CAT24WC129 will continue to transmit
data. IfnoacknowledgeissentbytheMaster, thedevice
terminates data transmission and waits for a STOP
condition.
The bus Master begins a transmission by sending a
START condition. The Master sends the address of the
particular slave device it is requesting. The seven most
significant bits of the 8-bit slave address are fixed as
1010XXX (Fig. 5), where X can be a 0 or 1. The last bit
of the slave address specifies whether a Read or Write
operation is to be performed. When this bit is set to 1, a
Read operation is selected, and when set to 0, a Write
operation is selected.
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information
(with the R/W bit set to zero) to the Slave device. After
the Slave generates an acknowledge, the Master sends
two 8-bit address words that are to be written into the
address pointers of the CAT24WC129. After receiving
another acknowledge from the Slave, the Master device
transmits the data to be written into the addressed
memory location. The CAT24WC129 acknowledges
once more and the Master generates the STOP condi-
tion. At this time, the device begins an internal program-
ming cycle to nonvolatile memory. While the cycle is in
progress, thedevicewillnotrespondtoanyrequestfrom
the Master device.
After the Master sends a START condition and the slave
address byte, the CAT24WC129 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT24WC129 then performs a Read or Write operation
depending on the state of the R/W bit.
Acknowledge
Afterasuccessfuldatatransfer, eachreceivingdeviceis
requiredtogenerateanacknowledge.TheAcknowledg-
ing device pulls down the SDA line during the ninth clock
cycle, signaling that it received the 8 bits of data.
Page Write
TheCAT24WC129respondswithanacknowledgeafter
receivingaSTARTconditionanditsslaveaddress. Ifthe
device has been selected along with a write operation,
it responds with an acknowledge after receiving each 8-
bit byte.
The CAT24WC129 writes up to 64 bytes of data, in a
single write cycle, using the Page Write operation. The
page write operation is initiated in the same manner as
the byte write operation, however instead of terminating
after the initial byte is transmitted, the Master is allowed
to send up to 63 additional bytes. After each byte has
been transmitted, CAT24WC129 will respond with an
When the CAT24WC129 begins a READ mode it trans-
mits 8 bits of data, releases the SDA line, and monitors
the line for an acknowledge. Once it receives this ac-
Figure 4. Acknowledge Timing
SCL FROM
MASTER
1
8
9
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
START
ACKNOWLEDGE
5020 FHD F06
Figure 5. Slave Address Bits
1
0
1
0
X
X
R/W
X
X is Don't Care, can be a '0' or a '1'.
5027 FHD F07
Doc. No. 25065-00 6/99 S-1
5
CAT24WC129
Preliminary
acknowledge, and internally increment the six low order
address bits by one. The high order bits remain un-
changed.
read only. The CAT24WC129 will accept both slave and
byte addresses, but the memory location accessed is
protected from programming by the device’s failure to
send an acknowledge after the first byte of data is
received.
IftheMastertransmitsmorethan64bytesbeforesending
the STOP condition, the address counter ‘wraps around’,
and previously transmitted data will be overwritten.
READ OPERATIONS
When all 64 bytes are received, and the STOP condition
has been sent by the Master, the internal programming
cycle begins. At this point, all received data is written to
the CAT24WC129 in a single write cycle.
The READ operation for the CAT24WC129 is initiated in
the same manner as the write operation with one excep-
tion, that R/W bit is set to one. Three different READ
operations are possible: Immediate/Current Address
READ,Selective/RandomREADandSequentialREAD.
Acknowledge Polling
Disabling of the inputs can be used to take advantage of
the typical write cycle time. Once the stop condition is
issued to indicate the end of the host's write operation,
CAT24WC129 initiates the internal write cycle. ACK
polling can be initiated immediately. This involves issu-
ing the start condition followed by the slave address for
a write operation. If CAT24WC129 is still busy with the
write operation, no ACK will be returned. If
CAT24WC129 has completed the write operation, an
ACK will be returned and the host can then proceed with
the next read or write operation.
Immediate/Current Address Read
The CAT24WC129’s address counter contains the ad-
dress of the last byte accessed, incremented by one. In
other words, if the last READ or WRITE access was to
address N, the READ immediately following would ac-
cess data from address N+1. If N=E (where E=16383),
then the counter will ‘wrap around’ to address 0 and
continue to clock out data. After the CAT24WC129
receives its slave address information (with the R/W bit
set to one), it issues an acknowledge, then transmits the
8 bit byte requested. The master device does not send
an acknowledge, but will generate a STOP condition.
WRITE PROTECTION
Selective/Random Read
The Write Protection feature allows the user to protect
against inadvertent programming of the memory array.
If the WP pin is tied to VCC, the top 1/4 array of memory
(locations 3000H to 3FFFH) is protected and becomes
Selective/Random READ operations allow the Master
device to select at random any memory location for a
READ operation. The Master device first performs a
Figure 6. Byte Write Timing
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE ADDRESS
–A A –A
0
A
DATA
15
8
7
SDA LINE
S
P
*
*
A
C
K
A
C
K
A
C
K
A
C
K
24WC129 F08
*=Don't Care Bit
Figure 7. Page Write Timing
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE ADDRESS
–A A –A
0
A
15
DATA
DATA n
DATA n+63
8
7
SDA LINE
S
P
*
*
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
24WC129 F09
*=Don't Care Bit
Doc. No. 25065-00 6/99 S-1
6
Preliminary
CAT24WC129
‘dummy’ write operation by sending the START condi-
tion, slave address and byte addresses of the location it
wishes to read. After CAT24WC129 acknowledges, the
MasterdevicesendstheSTARTconditionandtheslave
address again, this time with the R/W bit set to one. The
CAT24WC129 then responds with its acknowledge and
sends the 8-bit byte requested. The master device does
not send an acknowledge but will generate a STOP
condition.
data. The CAT24WC129 will continue to output an 8-bit
byte for each acknowledge sent by the Master. The
operationwillterminatewhentheMasterfailstorespond
with an acknowledge, thus sending the STOP condition.
The data being transmitted from CAT24WC129 is out-
puttedsequentiallywithdatafromaddressNfollowedby
data from address N+1. The READ operation address
counterincrementsalloftheCAT24WC129addressbits
so that the entire memory array can be read during one
operation. If more than E (where E=16383) bytes are
read out, the counter will ‘wrap around’ and continue to
clock out data bytes.
Sequential Read
The Sequential READ operation can be initiated by
either the Immediate Address READ or Selective READ
operations. After the CAT24WC129 sends the initial 8-
bit byte requested, the Master will respond with an
acknowledge which tells the device it requires more
Figure 8. Immediate Address Read Timing
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
DATA
SDA LINE
S
P
A
C
K
N
O
A
C
K
SCL
SDA
8
9
8TH BIT
DATA OUT
NO ACK
STOP
24WC129 F10
Figure 9. Selective Read Timing
S
T
A
R
T
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE ADDRESS
–A A –A
0
SLAVE
ADDRESS
A
DATA
15
8
7
SDA LINE
S
S
P
* *
A
C
K
A
C
K
A
C
K
A
C
K
N
O
A
C
K
24WC129 F11
*=Don't Care Bit
Doc. No. 25065-00 6/99 S-1
7
CAT24WC129
Preliminary
Figure 10. Sequential Read Timing
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
DATA n
DATA n+1
DATA n+2
DATA n+x
SDA LINE
P
A
C
K
A
C
K
A
C
K
A
C
K
N
O
A
C
K
5020 FHD F12
ORDERING INFORMATION
Prefix
Device #
24WC129
Suffix
TE13
-1.8
CAT
K
I
Temperature Range
Tape & Reel
TE13: 2000/Reel
Optional
Company ID
Blank = Commercial (0˚ - 70˚C)
I = Industrial (-40˚ - 85˚C)
Product
Number
A = Automotive (-40˚ - 105˚C)*
Package
Operating Voltage
Blank: 2.5V - 6.0V
1.8: 1.8V - 6.0V
3: 3.0V - 5.5V
P: PDIP
K: SOIC (EIAJ)
J: SOIC (JEDEC)
* -40˚ to +125˚C is available upon request
24WC129 FIG.13
Notes:
(1) The device used in the above example is a 24WC129KI-1.8TE13 (SOIC, Industrial Temperature, 1.8 Volt to 6 Volt Operating
Voltage, Tape & Reel)
Doc. No. 25065-00 6/99 S-1
8
相关型号：
©2020 ICPDF网 联系我们和版权申明