CAT5409B-25-TE13 [CATALYST]
QUAD 2.5K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 64 POSITIONS, PBGA24, BGA-24;
| 型号： | CAT5409B-25-TE13 |
| 厂家： | 
CATALYST SEMICONDUCTOR |
| 描述： | QUAD 2.5K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 64 POSITIONS, PBGA24, BGA-24 转换器 电阻器 |
| 文件： | 总17页 (文件大小：106K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Preliminary Information
E
CAT5409
Quad Digitally Programmable Potentiometers (DPP™) with 64 Taps and
2-wire Interface
TM
FEATURES
■ Recall of saved wiper settings at power-up
■ 2.5 to 6.0 volt operation
■ Four linear-taper digital potentiometers
■ 64 resistor taps per potentiometer
■ End-to-end resistance 2.5kΩ, 10kΩ, 50kΩ or 100kΩ
■ 2-wire interface (I2C like)
■ Standby current less than 1µA
■ 1,000,000 nonvolatile WRITE cycles
■ 100 year nonvolatile memory data retention
■ 24-lead SOIC, 24-lead TSSOP and BGA
■ Write protection for data register
■ Low wiper resistance, typically 80Ω
■ Four non-volatile wiper settings for each
potentiometer
DESCRIPTION
four potentiometers is automatically loaded into its
respective wiper control register (WCR).
The CAT5409 is four Digitally Programmable
Potentiometers (DPP™) integrated with control logic
and 16 bytes of NVRAM memory.
The Write Protection (WP) pin protects against
inadvertent programming of the data register.
A separate 6-bit control register (WCR) independently
controls the wiper tap position for each DPP.
Associated with each wiper control register are four 6-
bit non-volatile memory data registers (DR) used for
storing up to four wiper settings. Writing to the wiper
control register or any of the non-volatile data registers
is via a 2-wire serial bus (I2C-like). On power-up, the
contents of the first data register (DR0) for each of the
The CAT5409 can be used as a potentiometer or as
a two terminal, variable resistor. It is intended for
circuit level or system level adjustments in a wide
variety of applications. Available in 0°C to 70°C and
-40°C to 85°C operating temperature ranges, the
CAT5409 is offered in 24-lead SOIC and TSSOP
packages or in a chip scale BGA.
FUNCTIONAL DIAGRAM
PIN CONFIGURATION
SOIC Package (J, W)
TSSOP Package (U, Y)
R
R
H3
R
R
H2
H1
H0
24
23
22
21
20
19
18
17
16
15
14
13
NC
R
24
23
22
21
20
19
18
17
16
15
14
13
WP
V
1
SDA
1
CC
A
2
R
2
A
1
2
L3
L0
R
R
A
R
W0
R
R
3
R
L1
3
R
R
R
H3
H0
W0
W1
W2
W3
WIPER
CONTROL
REGISTERS
SCL
SDA
2-WIRE BUS
INTERFACE
R
R
V
4
R
H1
4
W3
H0
L0
W0
A
2
5
R
W1
5
0
NC
WP
6
GND
NC
6
CC
WP
CAT
5409
CAT
5409
A
3
NC
SDA
7
7
A0
A1
A2
A3
NONVOLATILE
DATA
REGISTERS
SCL
R
R
R
A
A
1
8
R
8
CONTROL
LOGIC
L3
W2
R
L2
R
9
R
H2
9
H3
W3
R
L1
R
H2
R
10
11
12
R
L2
10
11
12
H1
R
W2
R
W1
SCL
0
R
R
L3
R
R
L2
L0
L1
NC
NC
GND
A
3
1
2
3
4
R
W0
A
2
A
1
R
L1
A
R
WP
SDA
R
W1
L0
B
C
D
E
F
V
CC
R
R
V
H0
H3
H1
H2
SS
NC
BGA
NC
R
R
R
L3
NC
A
R
W2
3
R
W3
A
0
SCL
R
L2
Top View - Bump Side Down
1
© 2003 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
Document No. 2010, Rev. H
CAT5409
Preliminary Information
PIN DESCRIPTION
PIN DESCRIPTIONS
Pin
Pin
Pin
SCL:
Serial Clock
(TSSOP) (SOIC) (BGA) Name Function
The CAT5409 serial clock input pin is used to clock
all data transfers into or out of the device.
19
20
1
2
C1
B1
VCC
RL0
Supply Voltage
Low Reference Terminal
for Potentiometer 0
SDA:
Serial Data
The CAT5409 bidirectional serial data pin is used
to transfer data into and out of the device. The
SDA pin is an open drain output and can be wire-
Ored with the other open drain or open collector
outputs.
21
3
C2
RH0
High Reference Terminal
for Potentiometer 0
22
23
24
1
4
5
6
7
8
9
A1
A2
B2
B3
A3
A4
RW0
A2
Wiper Terminal for Potentiometer 0
Device Address
A0, A1, A2, A3: Device Address Inputs
These inputs set the device address when ad-
dressing multiple devices. When these pins are left
floating the default values are zero. A total of
sixteen devices can be addressed on a single bus.
A match in the slave
WP
SDA
A1
Write Protection
Serial Data Input/Output
Device Address
2
3
RL1
Low Reference Terminal
for Potentiometer 1
address must be made with the address input in
order to initiate communication with the CAT5409.
4
10
C3
RH1
High Reference Terminal
for Potentiometer 1
5
6
7
8
11
12
13
14
B4
C4
D4
E4
RW1
GND
NC
Wiper Terminal for Potentiometer 1
RH, RL: Resistor End Points
Ground
The four sets of RH and RL pins are equivalent to
the terminal connections on a mechanical potenti-
ometer.
No Connect
RW2
Wiper Terminal for
Potentiometer 2
RW:
Wiper
9
15
16
17
D3
F4
F3
RH2
RL2
High Reference Terminal
for Potentiometer 2
The four RW pins are equivalent to the wiper
terminal of a mechanical potentiometer.
10
11
Low Reference Terminal
for Potentiometer 2
Bus Serial Clock
WP:
Write Protect Input
The WP pin when tied low prevents non-volatile
writes to the device (READ only) and when tied
high or left floating normal read/write operations
are allowed.
SCL
12
13
14
15
16
18
19
20
21
22
E3
D1
F2
F1
D2
A3
NC
A0
Device Address
No Connect
Device Address, LSB
Wiper Terminal for Potentiometer 3
RW3
RH3
High Reference Terminal
for Potentiometer 3
17
18
23
24
E1
E2
RL3
NC
Low Reference Terminal
for Potentiometer 3
No Connect
DEVICE OPERATION
The CAT5409 is four resistor arrays integrated with 2-
wire serial interface logic, four 6-bit wiper control
registers and sixteen 6-bit, non-volatile memory data
registers. Each resistor array contains 63 separate
resistive elements connected in series. The physical
ends of each array are equivalent to the fixed terminals
of a mechanical potentiometer (RH and RL). RH and RL
are symmetrical and may be interchanged. The tap
positionsbetweenandattheendsoftheseriesresistors
are connected to the output wiper terminals (RW) by a
CMOS transistor switch. Only one tap point for each
potentiometer is connected to its wiper terminal at a
time and is determined by the value of the wiper control
register. Data can be read or written to the wiper control
registers or the non-volatile memory data registers via
the 2-wire bus. Additional instructions allows data to be
transferred between the wiper control registers and
each respective potentiometer's non-volatile data
registers. Also, the device can be instructed to operate
in an "increment/decrement" mode.
Document No. 2010, Rev. H
2
Preliminary Information
CAT5409
ABSOLUTE MAXIMUM RATINGS*
*COMMENT
Stresses above those listed under “Absolute Maximum Ratings” may cause permanent
damage to the device. These are stress ratings only, and functional operation of the
device at these or any other conditions outside of those listed in the operational sections
of this specification is not implied. Exposure to any absolute maximum rating for extended
periods may affect device performance and reliability.
Temperature Under Bias .................. -55°C to +125°C
Storage Temperature........................ -65°C to +150°C
Voltage on any Pin with
Respect to VSS(1) ................... -2.0V to +VCC +2.0V
Recommended Operating Conditions:
VCC with Respect to Ground ................ -2.0V to +7.0V
V
CC
= +2.5V to +6.0V
Package Power Dissipation
Temperature
Commercial
Industrial
Min
0°C
-40°C
Max
70°C
85°C
Capability (TA = 25°C) ................................... 1.0W
Lead Soldering Temperature (10 secs) ............ 300°C
Wiper Current.................................................. +12mA
Note:
(1) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20 ns.
Maximum DC voltage on output pins is V +0.5V, which may overshoot to V +2.0V for periods of less than 20 ns.
CC
CC
POTENTIOMETER CHARACTERISTICS
Over recommended operating conditions unless otherwise stated.
Symbol
RPOT
Parameter
Test Conditions
Min
Typ
100
50
Max
Units
kΩ
Potentiometer Resistance (-00)
Potentiometer Resistance (-50)
Potentiometer Resistance (-10)
Potentiometer Resistance (-2.5)
Potentiometer Resistance
RPOT
kΩ
RPOT
10
kΩ
RPOT
2.5
kΩ
+20
%
Tolerance
RPOT Matching
1
%
mW
mA
Power Rating
25°C, each pot
50
IW
RW
Wiper Current
+6
Wiper Resistance
Wiper Resistance
Voltage on any RH or RL Pin
Noise
IW = +3mA @ VCC =3V
IW = +3mA @ VCC = 5V
VSS = 0V
300
150
VCC
Ω
RW
80
Ω
VTERM
VN
GND
V
TBD
1.6
nV/ Hz
%
Resolution
Absolute Linearity (3)
Relative Linearity (4)
Rw(n)(actual)-R(n)(expected)
+1
LSB (5)
LSB (5)
ppm/°C
(6)
(6)
Rw(n+1)-[Rw(n)+LSB
]
+0.2
Temperature Coefficient of
RPOT
+300
TCRPOT
TCRATIO
CH/CL/CW
RISO
Ratiometric Temp. Coefficient
Potentiometer Capacitances
Isolation Resistance
20
ppm/°C
pF
10/10/25
TBD
Ω
fc
Frequency Response
RPOT = 50kΩ
0.4
MHz
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1V to VCC +1V.
(3) Absolute linearity is utilitzed to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
(4) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a
potentiometer. It is a measure of the error in step size.
(5) MI = RTOT / 63 or (RH - RL) / 63, single pot
(6) n = 0, 1, 2, ..., 63
Document No. 2010, Rev. H
3
CAT5409
Preliminary Information
D.C. OPERATING CHARACTERISTICS
Over recommended operating conditions unless otherwise stated.
Symbol
ICC
Parameter
Test Conditions
fSCL = 400kHz
Min
Typ
Max
Units
mA
µA
µA
µA
V
Power Supply Current
Standby Current (VCC = 5.0V)
Input Leakage Current
Output Leakage Current
Input Low Voltage
1
ISB
VIN = GND or VCC; SDA Open
VIN = GND to VCC
1
10
ILI
ILO
VOUT = GND to VCC
10
VIL
-1
VCC x 0.3
VCC + 1.0
0.4
VIH
Input High Voltage
VCC x 0.7
V
VOL1
Output Low Voltage (VCC = 3.0V)
IOL = 3 mA
V
CAPACITANCE
T = 25°C, f = 1.0 MHz, V
= 5V
A
CC
Symbol Test
Conditions
Min
Typ
Max
8
Units
pF
(1)
CI/O
Input/Output Capacitance (SDA)
Input Capacitance (A0, A1, A2, A3, SCL, WP)
VI/O = 0V
(1)
CIN
VIN = 0V
6
pF
A.C. CHARACTERISTICS
Over recommended operating conditions unless otherwise stated.
Symbol Parameter
Min
Typ
Max
400
50
Units
kHz
ns
fSCL
TI(1)
tAA
Clock Frequency
Noise Suppression Time Constant at SCL, SDA Inputs
SLC Low to SDA Data Out and ACK Out
Time the bus must be free before a new transmission can start
Start Condition Hold Time
0.9
µs
(1)
tBUF
1.2
0.6
1.2
0.6
0.6
0
µs
tHD:STA
tLOW
µs
Clock Low Period
µs
tHIGH
Clock High Period
µs
tSU:STA
tHD:DAT
tSU:DAT
Start Condition SetupTime (for a Repeated Start Condition)
Data in Hold Time
µs
ns
Data in Setup Time
100
ns
(1)
tR
SDA and SCL Rise Time
0.3
µs
(1)
tF
SDA and SCL Fall Time
300
ns
tSU:STO
tDH
Stop Condition Setup Time
Data Out Hold Time
0.6
50
µs
ns
(1)
POWER UP TIMING
Over recommended operating conditions unless otherwise stated.
Symbol
tPUR
Parameter
Min
Typ
Max
Units
ms
Power-up to Read Operation
Power-up to Write Operation
1
1
tPUW
ms
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
Document No. 2010, Rev. H
4
Preliminary Information
CAT5409
WRITE CYCLE LIMITS
Over recommended operating conditions unless otherwise stated.
Symbol
Parameter
Min
Typ
Max
Units
tWR
Write Cycle Time
5
ms
The write cycle is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle,
the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.
RELIABILITY CHARACTERISTICS
Over recommended operating conditions unless otherwise stated.
Symbol
Parameter
Reference Test Method
MIL-STD-883, Test Method 1033
MIL-STD-883, Test Method 1008
MIL-STD-883, Test Method 3015
JEDEC Standard 17
Min
1,000,000
100
Typ
Max
Units
Cycles/Byte
Years
(1)
NEND
Endurance
(1)
TDR
Data Retention
ESD Susceptibility
Latch-Up
(1)
VZAP
2000
Volts
(1)(2)
ILTH
100
mA
Figure 1. Bus Timing
t
t
t
R
F
HIGH
t
t
LOW
LOW
SCL
t
t
HD:DAT
SU:STA
t
t
t
HD:STA
SU:DAT
SU:STO
SDA IN
t
BUF
t
t
DH
AA
SDA OUT
Figure 2. Write Cycle Timing
SCL
SDA
8TH BIT
BYTE n
ACK
t
WR
STOP
CONDITION
START
CONDITION
ADDRESS
Figure 3. Start/Stop Timing
SDA
SCL
START BIT
STOP BIT
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) t
and t
are the delays required from the time V is stable until the specified operation can be initiated.
PUR
PUW
CC
Document No. 2010, Rev. H
5
CAT5409
Preliminary Information
SERIAL BUS PROTOCOL
theparticularslavedeviceitisrequesting. Thefourmost
significant bits of the 8-bit slave address are fixed as
0101 for the CAT5409 (see Figure 5). The next four
significant bits (A3, A2, A1, A0) are the device address
bitsanddefinewhichdevicetheMasterisaccessing. Up
to sixteen devices may be individually addressed by the
system. Typically, +5V and ground are hard-wired to
these pins to establish the device's address.
The following defines the features of the 2-wire bus
protocol:
(1) Data transfer may be initiated only when the bus
is not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any
changes in the data line while the clock is high will
be interpreted as a START or STOP condition.
After the Master sends a START condition and the slave
address byte, the CAT5409 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address.
The device controlling the transfer is a master,
typically a processor or controller, and the device
being controlled is the slave. The master will always
initiate data transfers and provide the clock for both
transmit and receive operations. Therefore, the
CAT5409 will be considered a slave device in all
applications.
Acknowledge
Afterasuccessfuldatatransfer, eachreceivingdeviceis
required to generate an acknowledge. The
Acknowledging device pulls down the SDA line during
the ninth clock cycle, signaling that it received the 8 bits
of data.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT5409 monitors the
SDA and SCL lines and will not respond until this
condition is met.
The CAT5409 responds with an acknowledge after
receivingaSTARTconditionanditsslaveaddress. Ifthe
device has been selected along with a write operation,
it responds with an acknowledge after receiving each
8-bit byte.
STOP Condition
WhentheCAT5409isinaREADmodeittransmits8bits
of data, releases the SDA line, and monitors the line for
anacknowledge. Onceitreceivesthisacknowledge, the
CAT5409 will continue to transmit data. If no
acknowledgeissentbytheMaster,thedeviceterminates
data transmission and waits for a STOP condition.
A LOW to HIGH transition of SDA when SCL is HIGH
determinestheSTOPcondition.Alloperationsmustend
with a STOP condition.
DEVICE ADDRESSING
The bus Master begins a transmission by sending a
STARTcondition. TheMasterthensendstheaddressof
Figure 4. Acknowledge Timing
SCL FROM
MASTER
1
8
9
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
START
ACKNOWLEDGE
5020 FHD F06
Document No. 2010, Rev. H
6
Preliminary Information
WRITE OPERATIONS
CAT5409
issued to indicate the end of the host's write operation,
the CAT5409 initiates the internal write cycle. ACK
pollingcanbeinitiatedimmediately.Thisinvolvesissuing
the start condition followed by the slave address. If the
CAT5409 is still busy with the write operation, no ACK
will be returned. If the CAT5409 has completed the write
operation, anACKwillbereturnedandthehostcanthen
proceed with the next instruction operation.
In the Write mode, the Master device sends the START
condition and the slave address information to the Slave
device. After the Slave generates an acknowledge, the
Master sends the instruction byte that defines the
requested operation of CAT5409. The instruction byte
consist of a four-bit opcode followed by two register
selection bits and two pot selection bits. After receiving
another acknowledge from the Slave, the Master device
transmitsthedatatobewrittenintotheselectedregister.
TheCAT5409acknowledgesoncemoreandtheMaster
generates the STOP condition, at which time if a non-
volatiledataregisterisbeingselected,thedevicebegins
an internal programming cycle to non-volatile memory.
Whilethisinternalcycleisinprogress, thedevicewillnot
respond to any request from the Master device.
WRITE PROTECTION
The Write Protection feature allows the user to protect
against inadvertent programming of the non-volatile
data registers. If the WP pin is tied to LOW, the data
registers are protected and become read only. The
CAT5409 will accept both slave addresses and
instructions, but the data registers are protected from
programming by the device’s failure to send an
acknowledge after data is received.
Acknowledge Polling
Thedisablingoftheinputscanbeusedtotakeadvantage
of the typical write cycle time. Once the stop condition is
Figure 5. Slave Address Bits
0
1
0
1
A3
A2
A1
A0
CAT5409
*
A0, A1, A2 and A3 correspond to pin A0, A1, A2 and A3 of the device.
** A0, A1, A2 and A3 must compare to its corresponding hard wired input pins.
Figure 6. Write Timing
S
SLAVE/DPP
ADDRESS
INSTRUCTION
BYTE
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
Register
Pot1 WCR
DR1 WCRDATA
Fixed
Variable
op code
Address
Address
SDA LINE
S
P
A
C
K
A
C
K
A
C
K
5020 FHD F08
Document No. 2010, Rev. H
7
CAT5409
Preliminary Information
INSTRUCTION BYTE
INSTRUCTION AND REGISTER
DESCRIPTION
ThenextbytesenttotheCAT5409containstheinstruction
andregisterpointerinformation.Thefourmostsignificant
bits used provide the instruction opcode I [3:0]. The R1
and R0 bits point to one of the four data registers of each
associated potentiometer. The least two significant bits
point to one of four Wiper Control Registers. The format
is shown in Table 2.
Instructions
SLAVE ADDRESS BYTE
The first byte sent to the CAT5409 from the master/
processor is called the Slave/DPP Address Byte. The
most significant four bits of the slave address are a
device type identifier. These bits for the CAT5409 are
fixed at 0101[B] (refer to Table 1).
Data Register Selection
Data Register Selected
R1
0
R0
0
Thenextfourbits, A3-A0, aretheinternalslaveaddress
and must match the physical device address which is
defined by the state of the A3 - A0 input pins for the
CAT5409 to successfully continue the command
sequence.Onlythedevicewhichslaveaddressmatches
theincomingdeviceaddresssentbythemasterexecutes
the instruction. The A3 - A0 inputs can be actively driven
DR0
DR1
DR2
DR3
0
1
1
0
1
1
by CMOS input signals or tied to VCC or VSS
.
Table 1. Identification Byte Format
Device Type
Identifier
Slave Address
ID3
0
ID2
1
ID1
0
ID0
1
A3
A2
A1
A0
(MSB)
(LSB)
Table 2. Instruction Byte Format
Instruction
Opcode
Data Register
Selection
WCR/Pot Selection
I3
I2
I1
I0
R1
R0
P1
P0
(MSB)
(LSB)
Document No. 2010, Rev. H
8
Preliminary Information
CAT5409
four Data Registers and the associated Wiper Control
Register. Any data changes in one of the Data Registers
is a non-volatile operation and will take a maximum of
5ms.
WIPER CONTROL AND DATA REGISTERS
Wiper Control Register (WCR)
TheCAT5409containsfour6-bitWiperControlRegisters,
one for each potentiometer. The Wiper Control Register
output is decoded to select one of 64 switches along its
resistor array. The contents of the WCR can be altered
in four ways: it may be written by the host via Write Wiper
Control Register instruction; it may be written by
transferring the contents of one of four associated Data
RegistersviatheXFRDataRegisterinstruction,itcanbe
modified one step at a time by the Increment/decrement
instruction (see Instruction section for more details).
Finally, it is loaded with the content of its data register
zero (DR0) upon power-up.
If the application does not require storage of multiple
settingsforthepotentiometer,theDataRegisterscanbe
used as standard memory locations for system
parameters or user preference data.
INSTRUCTIONS
Four of the nine instructions are three bytes in length.
These instructions are:
— Read Wiper Control Register - read the current
wiperpositionoftheselectedpotentiometerintheWCR
— Write Wiper Control Register - change current
The Wiper Control Register is a volatile register that
loses its contents when the CAT5409 is powered-down.
Although the register is automatically loaded with the
value in DR0 upon power-up, this may be different from
the value present at power-down.
wiperpositionintheWCRoftheselectedpotentiometer
— Read Data Register - read the contents of the
selected Data Register
— Write Data Register - write a new value to the
Data Registers (DR)
selected Data Register
Each potentiometer has four 6-bit non-volatile Data
Registers. These can be read or written directly by the
host. Data can also be transferred between any of the
The basic sequence of the three byte instructions is
illustrated in Figure 8. These three-byte instructions
Table 3. Instruction Set
Instruction Set
WCR1/ WCR0/
Instruction
I3
I2
I1
I0
R1
R0
Operation
P1
P0
Read Wiper Control
Register
1
0
0
1
0
0
1/0
1/0
Read the contents of the Wiper Control
Register pointed to by P1-P0
Write Wiper Control Register
1
1
1
1
0
0
1
1
1
1
0
0
0
1
0
1
0
0
1/0
1/0
1/0
1/0
1/0
1/0
1/0
1/0
Write new value to the Wiper Control
Register pointed to by P1-P0
Read Data Register
1/0 1/0
1/0 1/0
1/0 1/0
Read the contents of the Data Register
pointed to by P1-P0 and R1-R0
Write Data Register
Write new value to the Data Register
pointed to by P1-P0 and R1-R0
XFR Data Register to Wiper
Control Register
Transfer the contents of the Data Register
pointed to by P1-P0 and R1-R0 to its
associated Wiper Control Register
XFR Wiper Control Register
to Data Register
1
0
1
0
1
0
0
0
1
0
0
1
0
1
0
0
1/0 1/0
1/0 1/0
1/0 1/0
1/0
0
1/0
0
Transfer the contents of the Wiper Control
Register pointed to by P1-P0 to the Data
Register pointed to by R1-R0
GlobalXFR DataRegisters
to Wiper Control Registers
Transfer the contents of the Data Registers
pointed to by R1-R0 of all four pots to their
respective Wiper Control Regsister
Global XFR Wiper Control
Registers to Data Register
0
0
Transfer the contents of both Wiper Control
Registers to their respective data Registers
pointed to by R1-R0 of all four pots
Increment/Decrement Wiper
Control Register
0
0
1/0
1/0
Enable Increment/decrement of the Control
Latch pointed to by P1-P0
Note: 1/0 = data is one or zero
Document No. 2010, Rev. H
9
CAT5409
Preliminary Information
exchange data between the WCR and one of the Data
Registers. The WCR controls the position of the wiper.
The response of the wiper to this action will be delayed
bytWRL.AtransferfromtheWCR(currentwiperposition),
to a Data Register is a write to non-volatile memory and
takes a minimum of tWR to complete. The transfer can
occur between one of the four potentiometers and one
of its associated registers; or the transfer can occur
betweenallpotentiometersandoneassociatedregister.
— Global XFR Data Register to Wiper
Control Register
This transfers the contents of all specified Data
Registers to the associated Wiper Control
Registers.
— Global XFR Wiper Counter Register to
Data Register
This transfers the contents of all Wiper Control
Registers to the specified associated Data
Registers.
Four instructions require a two-byte sequence to
complete, as illustrated in Figure 7. These instructions
transfer data between the host/processor and the
CAT5409; either between the host and one of the data
registers or directly between the host and the Wiper
Control Register. These instructions are:
INCREMENT/DECREMENT COMMAND
The final command is Increment/Decrement (Figure 5
and 9). The Increment/Decrement command is different
from the other commands. Once the command is issued
and the CAT5409 has responded with an acknowledge,
the master can clock the selected wiper up and/or down
in one segment steps; thereby providing a fine tuning
— XFR Data Register to Wiper Control Register
This transfers the contents of one specified Data
Register to the associated Wiper Control Register.
capability to the host. For each SCL clock pulse (tHIGH
)
while SDA is HIGH, the selected wiper will move one
resistor segment towards the RH terminal. Similarly, for
each SCL clock pulse while SDA is LOW, the selected
wiper will move one resistor segment towards the RL
terminal.
— XFR Wiper Control Register to Data Register
This transfers the contents of the specified Wiper
Control Register to the specified associated
Data Register.
See Instructions format for more detail.
Figure 7. Two-Byte Instruction Sequence
SDA
0
1
0
1
ID3 ID2 ID1 ID0
S
A2 A1 A0
S
T
A
R
T
A3
A I3 I2 I1
I0
R1 R0 P1 P0
A
C
K
C
K
T
O
P
Internal
Address
Instruction
Opcode
Register
Address
Pot/WCR
Address
Device ID
Figure 8. Three-Byte Instruction Sequence
SDA
0
1
0
1
S
T
A
R
T
I3
ID3 ID2
ID0
A
C
K
I2
I1
P1 P0
I0 R1 R0
A
C
K
D7 D6 D5 D4 D3 D2 D1 D0
A
C
K
S
T
O
P
ID1
A3 A2 A1 A0
Internal
Address
Device ID
WCR[7:0]
or
Data Register D[7:0]
Instruction
Opcode
Data
Register Address
Pot/WCR
Address
Figure 9. Increment/Decrement Instruction Sequence
0
1
0
1
SDA
ID3 ID2 ID1 ID0
Device ID
I1
A3 A2 A1 A0
I3
I2
I0
R1 R0 P1 P0
S
T
A
R
T
A
C
K
A
C
K
I
I
D
E
C
1
S
I
D
E
C
n
N
C
1
N
C
2
T
O
P
N
C
n
Internal
Address
Instruction
Opcode
Pot/WCR
Address
Data
Register
Address
Document No. 2010, Rev. H
10
Preliminary Information
CAT5409
Figure 10. Increment/Decrement Timing Limits
INC/DEC
Command
Issued
t
WRID
SCL
SDA
Voltage Out
R
W
INSTRUCTION FORMAT
Read Wiper Control Register (WCR)
S
T
A
R
T
A
C
K
S
T
O
P
A
C
K
A
C
K
DEVICE ADDRESSES
0 1 0 1 A3 A2 A1 A0
INSTRUCTION
DATA
1 0 0 1 0 0 P1 P0
7 6
0 0
5
4 3 2 1 0
Write Wiper Control Register (WCR)
S
T
A
R
T
A
C
K
S
T
O
P
A
C
K
A
C
K
DEVICE ADDRESSES
0 1 0 1 A3 A2 A1 A0
INSTRUCTION
DATA
1 0 1 0 0 0 P1 P0
7 6
0 0
5
4 3 2 1 0
Read Data Register (DR)
S
T
A
R
T
A
C
K
S
T
O
P
A
C
K
A
C
K
DEVICE ADDRESS
INSTRUCTION
DATA
0 1 0 1 A3 A2A1A0
1 0 1 1 R1 R0 P1 P0
7 6 5 4 3 2 1 0
0 0
Write Data Register (DR)
S
T
A
R
T
A
C
K
S
T
O
P
A
C
K
A
C
K
DEVICE ADDRESS
INSTRUCTION
DATA
7 6 5 4 3 2 1 0
0 0
0 1 0 1 A3 A2A1A0
1 1 0 0 R1 R0 P1 P0
Document No. 2010, Rev. H
11
CAT5409
Preliminary Information
INSTRUCTION FORMAT (continued)
Global Transfer Data Register (DR) to Wiper Control Register (WCR)
S
T
O
P
S
T
A
R
T
A
C
K
A
C
K
DEVICE ADDRESS
INSTRUCTION
0 1 0 1 A3 A2 A1 A0
0 0 0 1 R1 R0 0 0
Global Transfer Wiper Control Register (WCR) to Data Register (DR)
S
T
O
P
S
T
A
R
T
A
C
K
A
C
K
DEVICE ADDRESS
INSTRUCTION
0 1 0 1 A3 A2 A1 A0
1 0 0 0 R1 R0 0 0
Transfer Wiper Control Register (WCR) to Data Register (DR)
S
T
O
P
S
T
A
R
T
A
C
K
A
C
K
DEVICE ADDRESS
INSTRUCTION
0 1 0 1 A3 A2 A1 A0
1 1 1 0 R1 R0 P1 P0
Transfer Data Register (DR) to Wiper Control Register (WCR)
S
T
O
P
S
T
A
R
T
A
C
K
A
C
K
DEVICE ADDRESS
INSTRUCTION
0 1 0 1 A3 A2 A1 A0
1 1 0 1 R1 R0 P1 P0
Increment (I)/Decrement (D) Wiper Control Register (WCR)
S
T
A
R
T
A
C
K
S
T
O
P
A
C
K
A
C
K
DEVICE ADDRESS
INSTRUCTION
DATA
0 1 0 1 A3 A2 A1 A0
0 0 1 0 0 0 P1 P0
I/D I/D
I/D I/D
• • •
Notes:
(1) Any write or transfer to the Non-volatile Data Registers is followed by a high voltage cycle after a STOP has been issued.
Document No. 2010, Rev. H
12
Preliminary Information
ORDERING INFORMATION
CAT5409
Prefix
Device #
Suffix
-TE13
CAT
5409
J
I
-00
Optional
Company ID
Product
Number
Tape & Reel
TE13: 2000/Reel
Package
J: SOIC
B: BGA
U: TSSOP
W: SOIC (Lead free, Halogen free)
Y: TSSOP (Lead free, Halogen free)
Resistance
-25: 2.5kohm
-10: 10kohm
-50: 50kohm
-00: 100kohm
Temperature Range
Blank = Commercial (0 C to 70 C)
I = Industrial (-40 C to 85 C)
Notes:
(1) The device used in the above example is a CAT5409JI-10-TE13 (SOIC, Industrial Temperature, 10kohm, Tape & Reel)
PACKAGING INFORMATION
24-LEAD 300 MIL WIDE SOIC (J)
0.2914 (7.40) 0.394 (10.00)
0.2992 (7.60) 0.419 (10.65)
0.5985 (15.20)
0.6141 (15.60)
0.0926 (2.35)
0.1043 (2.65)
0.050 (1.27) BSC
0.0040 (0.10)
0.0118 (0.30)
0.013 (0.33)
0.020 (0.51)
0.010 (0.25)
X 45
0.029 (0.75)
0.0091 (0.23)
0.0125 (0.32)
0 —8
0.016 (0.40)
0.050 (1.27)
Document No. 2010, Rev. H
13
CAT5409
Preliminary Information
PACKAGING INFORMATION CON'T
24 Lead TSSOP (U)
7.8 + 0.1
-A-
7.72 TYP
6.4
4.16 TYP
4.4 + 0.1
-B-
(1.78 TYP)
3.2
0.42 TYP
0.65 TYP
0.2 C B A
ALL LEAD TIPS
LAND PATTERN RECOMMENDATION
PIN #1 INDENT.
1.1 MAX TYP
0.1 C
ALL LEAD TIPS
(0.9)
-C-
0.10 + 0.05 TYP
0.65 TYP
0.19 - 0.30 TYP
0.3 M A B S C S
SEE DETAIL A
GAGE PLANE
0.25
0.09 - 0.20 TYP
0o- 8o
0.6+0.1
SEATING PLANE
DETAIL A
Document No. 2010, Rev. H
14
Preliminary Information
CAT5409
PACKAGING INFORMATION CON'T
24 Ball BGA
a
a
j
m
k
1
2
3
4
4
3
2
1
A
B
C
D
E
F
A
B
C
D
E
F
b
b
f
Top View (Bump Side Down)
Bottom View (Bump Side Up)
Note: Drawing not to scale
= Die orientation mark
d
c
e
Side View (Bump Side Down)
Millimeters
Inches
Symbol
Min
TBD
TBD
0.635
0.433
0.202
0.284
24
Nom
TBD
Max
TBD
TBD
Nom
Min
TBD
TBD
Max
Package Body Dimension X
Package Body Dimension Y
Package Height
a
b
c
d
e
f
TBD
TBD
TBD
TBD
TBD
0.505
0.395
0.110
0.180
0.765 0.02500 0.01988 0.03012
0.471 0.01705 0.01555 0.01854
0.294 0.00795 0.00433 0.01157
0.388 0.01118 0.00709 0.01528
Package Body Thickness
Ball Height
Ball Diameter
Total Ball Count
g
h
i
Ball Count X Axis
Ball Count Y Axis
Pins Pitch X Axis
4
6
j
0.5
Pins Pitch Y Axis
k
0.5
Edge to Ball Center (Corner)
Distance Along X
l
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Edge to Ball Center (Corner)
Distance Along Y
m
Document No. 2010, Rev. H
15
CAT5409
Preliminary Information
REVISION HISTORY
Date
Rev.
Reason
10/8/2003
H
Updated Features
Updated Description
Document No. 2010, Rev. H
16
Copyrights, Trademarks and Patents
Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:
DPP ™
AE2 ™
Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents
issued to Catalyst Semiconductor contact the Company’s corporate office at 408.542.1000.
CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS
PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE
RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING
OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.
Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or
other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a
situation where personal injury or death may occur.
Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets
labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.
Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate
typical semiconductor applications and may not be complete.
Catalyst Semiconductor, Inc.
Corporate Headquarters
1250 Borregas Avenue
Publication #: 2010
Sunnyvale, CA 94089
Phone: 408.542.1000
Fax: 408.542.1200
Revison:
Issue date:
Type:
H
10/8/03
Preliminary
www.catalyst-semiconductor.com
相关型号：
CAT5409B-50-TE13
Digital Potentiometer, 4 Func, 50000ohm, 2-wire Serial Control Interface, 64 Positions, CMOS, PBGA24, BGA-24
CATALYST
CAT5409BI-00-TE13
Quad Digitally Programmable Potentiometers (DPPTM) with 64 Taps and 2-wire Interface
CATALYST
CAT5409BI-00-TE13
QUAD 100K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 64 POSITIONS, PBGA24, BGA-24
ONSEMI
CAT5409BI-10
QUAD 10K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 64 POSITIONS, PBGA24, BGA-24
ONSEMI
CAT5409BI-10
Digital Potentiometer, 4 Func, 10000ohm, 2-wire Serial Control Interface, 64 Positions, CMOS, PBGA24, BGA-24
CATALYST
CAT5409BI-10-TE13
Quad Digitally Programmable Potentiometers (DPPTM) with 64 Taps and 2-wire Interface
CATALYST
CAT5409BI-10-TE13
QUAD 10K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 64 POSITIONS, PBGA24, BGA-24
ONSEMI
CAT5409BI-25-TE13
Quad Digitally Programmable Potentiometers (DPPTM) with 64 Taps and 2-wire Interface
CATALYST
CAT5409BI-25-TE13
QUAD 2.5K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 64 POSITIONS, PBGA24, BGA-24
ONSEMI
CAT5409BI-50-TE13
Quad Digitally Programmable Potentiometers (DPPTM) with 64 Taps and 2-wire Interface
CATALYST
CAT5409BI-50-TE13
QUAD 50K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 64 POSITIONS, PBGA24, BGA-24
ONSEMI
CAT5409J-00-TE13
Digital Potentiometer, 4 Func, 100000ohm, 2-wire Serial Control Interface, 64 Positions, CMOS, PDSO24, 0.300 INCH, SOIC-24
CATALYST
©2020 ICPDF网 联系我们和版权申明