CVPD-940 [CRYSTEKMICROWAVE]
Differential LVPECL VCXO 9X14 mm SMD, 3.3V, LVPECL; 差分LVPECL VCXO 9X14毫米SMD , 3.3V , LVPECL型号: | CVPD-940 |
厂家: | CRYSTEK CORPORATION |
描述: | Differential LVPECL VCXO 9X14 mm SMD, 3.3V, LVPECL |
文件: | 总2页 (文件大小:121K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
CVPD-940 Model
Differential
9X14 mm SMD, 3.3V, LVPECL
LVPECL VCXO
Frequency Range:
50MHz to 250MHz
Temperature Range:
(Option X)
0°C to 70°C
-40°C to 85°C
Storage:
-55°C to 120°C
Input Voltage:
3.3V ± 0.3V
1.65V ± 1.65V
1.65V ± 0.25V
88mA Max
Control Voltage:
Settability At Nominal:
Input Current:
Output:
Differential LVPECL
49/51% Typ, 45/55% Max
550ps Max @ 20% to 80% Vcc
±50ppm Min.
Symmetry:
Rise/Fall Time:
Pullability APR:
Linearity:
± 10% Max
Load: Terminated to Vdd-2V into 50 ohms
Logic "1" Level:
Logic "0" Level:
Disable Time:
Start-up time:
Vcc-0.96V Min, Vcc-0.81V Max
Vcc-1.85V Min, Vcc-1.65V Max
100ns Max
2ms Typ., 10ms Max
Modulation BW:
Sub-harmonics:
>10KHz @ -3dB
none
Period Jitter: (20,000 periods)
Phase Jitter: 12KHz~20MHz
50KHz~80MHz
<5ps RMS (1-sigma) Max
<1ps RMS (1-sigma) Max,
<1ps RMS (1-sigma) Max,
Phase Noise Max:
100Hz
1KHz
-80 dBc/Hz
-108 dBc/Hz
-132 dBc/Hz
-140 dBc/Hz
10KHz
100KHz
Aging:
<3ppm 1st/yr, <2ppm every year thereafter
Applications:
10 Gigabit Ethernet
OC48: Forward Error Correction
Broadband Networks
SONET/SDH/DWD
ATM
Network/switch
Telecom
Designed using FR5 PCB & HFF crystal technology to
provide a Low Noise, Low Jitter Voltage Controlled
Crystal Oscillator solution at a competitive price.
TD-030705 Rev. C
Specifications subject to change without notice.
Page 1 of 2
Differential
CVPD-940 Model
9X14 mm SMD, 3.3V, LVPECL
LVPECL VCXO
0.560
(14.2)
Crystek Part Number Guide
Bottom View
CRYSTEK
P/N
CVPD-940 X-155.520
#1
#2
#3
#4
0.360
(9.14)
1
6
2
5
3
4
Frequency
Date Code
0.070
(1.77)
#1 Crystek SMD PECL VCXO
#2 Model 940 = 9x14 High Frequency 3.3V
#3 Temp. Range: Blank = 0/70°C, X=-40/85°C
#4 Frequency in MHz: 3 or 6 decimal places
0.560
(14.2)
0.100
(2.54)
0.040
(1.01)
Example:
0.210
(5.3)
SUGGESTED PAD LAYOUT
CVPD-940X-155.520
= 3.3V, -40/85°C, 155.520 MHz
0.050
(1.27)
Standard Frequencies MHz
74.1758
74.250
161.1328
166.6286
167.3317
212.5000
250.0000
Pad
Connection
77.7600
155.5200
156.2500
0.090
(2.28)
0.280
(7.11)
1
2
3
4
5
6
Volt Cont.
E/D
GND
OUT
0.200
(5.08)
RECOMMENDED REFLOW SOLDERING PROFILE
COUT
Vdd
Ramp-Up
Critical Temperature
3°C/Sec Max.
Zone
260°C
Ramp-Down
6°C/Sec.
217°C
200°C
Enable/Disable Function
150°C
Pin 2
Output Pin
Open
Active
"0" level Vcc-1.620V Max
"1" level Vcc-1.025V Min
Disabled State:
Active
Preheat
90 Secs. Max.
180 Secs. Max.
Disabled
8 Minutes Max.
260°C for
Pin 4 will assume a fixed level of logic "0"
Pin 5 will assume a fixed level of logic "1"
10 Secs. Max.
NOTE: Reflow Profile with 240°C peak also acceptable.
Mechanical:
Shock:
MIL-STD-883, Method 2002, Condition B
MIL-STD-883, Method 2003
Solderability:
Vibration:
MIL-STD-883, Method 2007, Condition A
MIL-STD-202, Method 215
Solvent Resistance:
Resistance to Soldering Heat:
MIL-STD-202, Method 210, Condition I or J
Environmental:
Thermal Shock:
MIL-STD-883, Method 1011, Condition A
MIL-STD-883, Method 1004
Moisture Resistance:
Packaging:
Tape/Reel:
100ea, 250ea,500ea 24mm Tape
TD-030705 Rev. C
Page 2 of 2
Specifications subject to change without notice.
相关型号:
©2020 ICPDF网 联系我们和版权申明