VESD2-S24-D12-DIP [CUI]
Dc-Dc Converter; DC-DC变换器型号: | VESD2-S24-D12-DIP |
厂家: | CUI INC |
描述: | Dc-Dc Converter |
文件: | 总3页 (文件大小:146K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
1 / 3
VESD2-DIP Series Dc-Dc Converter
Rev. 01-2006
Description
Features
Designed to convert fixed volt-
ages into an isolated voltage, the
VESD2-DIP series is well suited
for providing board-mount local
supplies in a wide range of appli-
cations, including mixed
·Isolated 2 W output
·Temperature range: -40°C~+85°C
·Unregulated
·High efficiency to 82%
·Dual voltage output
·Small footprint
analog/digital circuits, test &
measurement equip.,
process/machine controls, data-
com/telecom fields, etc...
·DIP package style
·Industry standard pinout
·UL94-V0 package
·No heatsink required
·3K Vdc isolation
The semi-regulated output can be
followed by 3-terminal regulators
to provide output protection, in
addition to output regulation.
·Power density 1.42 W/cm³
·No external component required
·Low cost
Model
Input Voltage
Output
Voltage
±5 Vdc
Output Current
Package
Style
DIP
Number
Nominal
5 Vdc
Range
Max.
±200 mA
±111 mA
±83 mA
±67 mA
±200 mA
±111 mA
±83 mA
±67 mA
±200 mA
±111 mA
±83 mA
±67 mA
Min.
Efficiency
82%
VESD2-S5-D5-DIP
VESD2-S5-D9-DIP
VESD2-S5-D12-DIP
VESD2-S5-D15-DIP
VESD2-S12-D5-DIP
VESD2-S12-D9-DIP
VESD2-S12-D12-DIP
VESD2-S12-D15-DIP
VESD2-S24-D5-DIP
VESD2-S24-D9-DIP
VESD2-S24-D12-DIP
VESD2-S24-D15-DIP
4.5~5.5 Vdc
±20 mA
±12 mA
±9 mA
±7 mA
±20 mA
±12 mA
±9 mA
±7 mA
±20 mA
±12 mA
±9 mA
±7 mA
5 Vdc
4.5~5.5 Vdc
±9 Vdc
83%
DIP
5 Vdc
4.5~5.5 Vdc
±12 Vdc
±15 Vdc
±5 Vdc
85%
DIP
5 Vdc
4.5~5.5 Vdc
85%
DIP
12 Vdc
12 Vdc
12 Vdc
12 Vdc
24 Vdc
24 Vdc
24 Vdc
24 Vdc
10.8~13.2 Vdc
10.8~13.2 Vdc
10.8~13.2 Vdc
10.8~13.2 Vdc
21.6~26.4 Vdc
21.6~26.4 Vdc
21.6~26.4 Vdc
21.6~26.4 Vdc
83%
DIP
±9 Vdc
84%
DIP
±12 Vdc
±15 Vdc
±5 Vdc
86%
DIP
86%
DIP
84%
DIP
±9 Vdc
85%
DIP
±12 Vdc
±15 Vdc
87%
DIP
87%
DIP
Output Specifications
Item
Test conditions
Min.
0.2
Typ.
Max.
Units
Output power
2
W
Line Regulation
Load Regulation
Output voltage accuracy
Temperature drift
Output ripple
For Vin change of 1%
10% to 100% full load
1.2%
15%
10%
See tolerance envelope graph
@ 100% load
0.03
75
%/°C
mVp-p
Hz
20 MHz Bandwidth
50
Switching frequency
Full load, nominal input
75K
Note:
1. All specifications measured at TA=25°C, humidity <75%, nominal input voltage and rated output load unless
otherwise specified.
V-Infinity, LLC, 20050 SW 112th Ave., Tualatin, OR 97062
www.v-infinity.com
1-866-372-1258
2 / 3
VESD2-DIP Series Dc-Dc Converter
Rev. 01-2006
General Specifications
Short circuit protection
Temperature rise at full load
Cooling
<1 second
25°C Max, 15°C Typ.
Free air convection
-40°C to +85°C
-55°C to +125°C
Operating temperature range
Storage temperature range
Soldering temperature
Storage humidity range
Case material
300°C (1.5mm from case for 10 sec.)
<95%
Plastic (UL94-V0)
>3,500,000 hrs.
MTBF
Burn-in
Full load at +85°C, for 4 hours at no-load and 4 hours at full load.
Isolation Specifications
Item
Test Conditions
Min.
3000
1000
Typ.
Max.
Units
Vdc
Isolation Voltage
Insulation Resistance
Tested for 1 min.
Test at 500 Vdc
M Ω
Typical Characteristics
Ambient Temperature
)
C
(
Outline Dimensions &
Recommended Layout Pattern
Side View
Layout
20.40
14
1
9
8
8.20
4.10
7
Bottom View
Pin
1
7
8
9
10
14
-Vin
NC
+Vout
COM
-Vout
+Vin
1
7
10.00 7.62
14
10 9 8
15.24
Note: All Pins on a 2.54mm pitch; all pin diameters are 0.50mm; all dimensions in mm.
V-Infinity, LLC, 20050 SW 112th Ave., Tualatin, OR 97062
www.v-infinity.com
1-866-372-1258
3 / 3
VESD2-DIP Series Dc-Dc Converter
Rev. 01-2006
- Minimum loading
Application Notes:
The converter needs a minimum of 10% loading to
maintain output regulation. Operation under no-load
conditions will not cause immediate damages but
may reduce reliability, and cause performance not to
meet specifications.
- Input filtering
To reduce the reflected ripple current and minimize
EMI, especially when the converter input is more
than 2” away from the DC source, it is recommended
to connect a low ESR electrolytic capacitor between
Vin and Gnd. The values suggested are as shown in
Table 1. If additional filtering is required, the
capacitance may be increased, or expanded to an LC
network as shown in Figure 1.
- Regulation
With a semi-regulated design, the converter’s output
voltage varies with load current and will change
proportionally to the input voltage. If regulated
output is needed, an external regulator can be used
as shown in Figure 2.
Table 1
- Protection
Input Voltage
5 V
External Input Capacitance
The converter has minimal protection against input
over-voltage or output over-load, and may be
permanently damaged if exposed to these conditions.
An input clamping device can be used for input
voltage limiting. An input fuse or an output fuse
can also be used to protect against over-loading.
4.7 µF
2.2 µF
1.0 µF
12 V
24 V
- Output filtering
- Dual outputs used as a single output
An output capacitor is needed to meet output ripple
requirements as shown in Table 2.
The +Vout and -Vout can be used to obtain a single
output that is the sum of the two outputs. In this
case, the COM pin shouldn’t be used.
Output capacitance may be increased for additional
filtering, but should not exeed 10µF or expanded to
an LC network as in Figure 1.
- External Regulator
An external 3-terminal regulator can be connected
to the output of the converter to achieve full
regulation. Make sure the converter’s output voltage
provides sufficient head room for the regulator. An
additional benefit is that the built-in protection
features in the regulator, such as OCP, OTP, etc, will
protect the converter also. In a complimentory
supply, a negative output regulator must be used to
achieve the negative regulated output.
Table 2
External Ouput Capacitance
Vout
5 V
4.7 µF
2.2 µF
1.0 µF
0.47 µF
9 V
12 V
15 V
+Vout
REG
+Vin
-Vin
COM
-Vout
DC DC
L
L
+Vout
REG
+Vout
COM
-Vout
+Vin
C
+Vin
-Vin
C
COM
-Vout
DC DC
DC DC
C
L
-Vin
REG
<Figure 1>
V-Infinity, LLC, 20050 SW 112th Ave., Tualatin, OR 97062
www.v-infinity.com
1-866-372-1258
相关型号:
©2020 ICPDF网 联系我们和版权申明