CY62256NL-70SNXC [CYPRESS]
256K (32K x 8) Static RAM; 256K （ 32K ×8 ）静态RAM
| 型号： | CY62256NL-70SNXC |
| 厂家： | 
CYPRESS |
| 描述： | 256K (32K x 8) Static RAM |
| 文件： | 总13页 (文件大小：710K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CY62256N
256K (32K x 8) Static RAM
Features
Functional Description[1]
• Temperature Ranges
The CY62256N is a high-performance CMOS static RAM
organized as 32K words by 8 bits. Easy memory expansion is
provided by an active LOW chip enable (CE) and active LOW
output enable (OE) and tri-state drivers. This device has an
automatic power-down feature, reducing the power
consumption by 99.9% when deselected.
— Commercial: 0°C to 70°C
— Industrial: –40°C to 85°C
— Automotive-A: –40°C to 85°C
— Automotive-E: –40°C to 125°C
• High speed: 55 ns
An active LOW write enable signal (WE) controls the
writing/reading operation of the memory. When CE and WE
inputs are both LOW, data on the eight data input/output pins
(I/O0 through I/O7) is written into the memory location
addressed by the address present on the address pins (A0
through A14). Reading the device is accomplished by selecting
the device and enabling the outputs, CE and OE active LOW,
while WE remains inactive or HIGH. Under these conditions,
the contents of the location addressed by the information on
address pins are present on the eight data input/output pins.
• Voltage range: 4.5V–5.5V operation
• Low active power
— 275 mW (max.)
• Low standby power (LL version)
— 82.5 µW (max.)
• Easy memory expansion with CE and OE features
• TTL-compatible inputs and outputs
• Automatic power-down when deselected
• CMOS for optimum speed/power
The input/output pins remain in a high-impedance state unless
the chip is selected, outputs are enabled, and write enable
(WE) is HIGH.
• Available in pb-free and non Pb-free 28-lead (600-mil)
PDIP, 28-lead (300-mil) narrow SOIC, 28-lead TSOP-I
and 28-lead Reverse TSOP-I packages
Logic Block Diagram
I/O
I/O
I/O
I/O
I/O
I/O
I/O
0
1
2
3
4
5
6
INPUTBUFFER
A
A
A
10
9
8
A
7
6
5
A
32K x 8
ARRAY
A
A
A
A
4
3
2
CE
WE
POWER
DOWN
COLUMN
DECODER
I/O
7
OE
Note:
1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
Cypress Semiconductor Corporation
Document #: 001-06511 Rev. *A
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised August 3, 2006
[+] Feedback
CY62256N
Product Portfolio
Power Dissipation
Operating, ICC
(mA)
Standby, ISB2
VCC Range (V)
Typ.[2]
(µA)
Speed
(ns)
Product
Min.
Max.
Typ.[2]
Max.
50
Typ.[2]
Max.
50
5
CY62256NL
Com’l / Ind’l
4.5
5.0
5.5
70
70
25
2
CY62256NLL Commercial
CY62256NLL Industrial
CY62256NLL Automotive-A
CY62256NLL Automotive-E
25
50
0.1
0.1
0.1
0.1
55/70
55/70
55
25
50
10
10
15
25
50
25
50
Pin Configurations
21
20
A
OE
22
23
0
A
1
CE
I/O
I/O
19
18
17
16
A
24
7
6
5
4
2
Narrow SOIC
Top View
DIP
Top View
A
3
25
26
I/O
A
4
TSOP I
Top View
(not to scale)
I/O
27
28
1
WE
I/O
15
14
13
3
V
CC
5
6
A
28
V
CC
1
2
3
4
A
28
V
CC
5
1
2
3
4
5
GND
I/O
A
27 WE
26
A
A
2
2
3
27 WE
26
A
6
6
12
11
I/O
1
A7
A
A
A
7
A
7
4
I/O
4
A
4
0
8
A
10
9
A
A
25
3
24
A
A
5
A
9
14
25
3
24
8
8
A
A
13
6
7
A
10
A
A
5
6
A
9
10
2
5
6
9
10
2
8
A
12
A
11
A
23
22
A
A
23
22
A
1
1
A
11
OE
A
0
CE
A
11
OE
A
0
CE
7
8
9
10
11
12
13
14
7
8
9
10
11
12
13
14
21
20
19
18
17
A
21
20
19
18
17
A
12
A
12
8
9
A
7
6
11
12
A
A
A
A
10
13
13
13
A
10
11
12
13
14
15
16
A
A
A7
A
5
4
3
14
A
9
8
A
I/O
14
I/O
I/O
14
I/O
7
7
I/O
I/O
1
I/O
GND
I/O
I/O
I/O
0
I/O
I/O
TSOP I
Reverse Pinout
Top View
6
0
6
0
I/O
2
I/O
I/O
5
I/O
2
6
1
5
1
A
5
1
28
I/O
16 I/O
15
I/O
16 I/O
15
2
4
3
2
4
3
V
3
CC
(not to scale)
I/O
GND
I/O
GND
27
26
25
24
23
4
5
6
7
WE
17
18
A
4
3
2
1
A
I/O
19
20
A
A
OE
I/O
CE
21
22
A
0
Pin Definitions
Pin Number
1–10, 21, 23–26
11–13, 15–19,
27
Type
Input
Input/Output I/O0–I/O7. Data lines. Used as input or output lines depending on operation
Description
A0–A14. Address Inputs
Input/Control WE. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is
conducted
20
22
Input/Control CE. When LOW, selects the chip. When HIGH, deselects the chip
Input/Control OE. Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins
behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input
data pins
14
Ground
GND. Ground for the device
28
Power Supply VCC. Power supply for the device
Note:
2. Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions
(T = 25°C, V ). Parameters are guaranteed by design and characterization, and not 100% tested.
A
CC
Document #: 001-06511 Rev. *A
Page 2 of 13
[+] Feedback
CY62256N
Output Current into Outputs (LOW)............................. 20 mA
Maximum Ratings
Static Discharge Voltage.......................................... > 2001V
(per MIL-STD-883, Method 3015)
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Latch-up Current.................................................... > 200 mA
Storage Temperature .................................–65°C to +150°C
Operating Range
Ambient Temperature with
Power Applied..............................................-55°C to +125°C
Range
Ambient Temperature (TA)[7]
VCC
Supply Voltage to Ground Potential
(Pin 28 to Pin 14) ........................................... –0.5V to +7.0V
Commercial
Industrial
0°C to +70°C
–40°C to +85°C
–40°C to +85°C
–40°C to +125°C
5V ± 10%
5V ± 10%
5V ± 10%
5V ± 10%
DC Voltage Applied to Outputs
in High-Z State[3] ....................................–0.5V to VCC + 0.5V
Automotive-A
Automotive-E
DC Input Voltage[3].................................–0.5V to VCC + 0.5V
Electrical Characteristics Over the Operating Range
-55
-70
Parameter
VOH
Description
Output HIGH Voltage
Output LOW Voltage
Input HIGH Voltage
Test Conditions
VCC = Min., IOH = −1.0 mA
VCC = Min., IOL = 2.1 mA
Min. Typ.[2] Max. Min. Typ.[2] Max. Unit
2.4
2.2
2.4
V
V
V
VOL
0.4
0.4
VIH
VCC
2.2
VCC
+0.5V
+0.5V
VIL
IIX
Input LOW Voltage
–0.5
–0.5
0.8
–0.5
0.8
+0.5
+0.5
50
V
Input Leakage Current GND < VI < VCC
+0.5 –0.5
+0.5 –0.5
µA
µA
mA
IOZ
ICC
Output Leakage Current GND < VO < VCC, Output Disabled –0.5
VCC Operating Supply VCC = Max.,
Current
L-Comm’l/
Ind’l
25
IOUT = 0 mA,
f = fMAX = 1/tRC
LL-Comm’l
LL - Ind’l
LL - Auto-A
LL - Auto-E
L
25
25
25
50
50
50
mA
mA
mA
mA
mA
mA
mA
mA
mA
µA
25
25
25
50
50
50
ISB1
Automatic CE
Max. VCC, CE > VIH,
Power-down Current— VIN > VIH or VIN < VIL,
0.4
0.3
0.3
0.3
0.6
0.5
0.5
0.5
LL-Comm’l
LL - Ind’l
LL - Auto-A
LL - Auto-E
L
TTL Inputs
f = fMAX
0.3
0.3
0.3
0.5
0.5
0.5
ISB2
Automatic CE
Max. VCC
,
2
50
5
Power-down Current— CE > VCC − 0.3V
LL-Comm’l
LL - Ind’l
LL - Auto-A
LL - Auto-E
0.1
0.1
0.1
µA
CMOS Inputs
V
IN > VCC − 0.3V, or
VIN < 0.3V, f = 0
0.1
0.1
0.1
10
10
15
10
10
µA
µA
µA
Capacitance[8]
Parameter
Description
Input Capacitance
Output Capacitance
Test Conditions
TA = 25°C, f = 1 MHz,
CC = 5.0V
Max.
Unit
CIN
6
8
pF
pF
V
COUT
Notes:
3. V (min.) = −2.0V for pulse durations of less than 20 ns.
IL
4. T is the “Instant-On” case temperature.
A
5. Tested initially and after any design or process changes that may affect these parameters.
Document #: 001-06511 Rev. *A
Page 3 of 13
[+] Feedback
CY62256N
Thermal Resistance[5]
Parameter
Description
Test Conditions
DIP
SOIC
TSOP
RTSOP
Unit
ΘJA
Thermal Resistance
(Junction to Ambient)
Still Air, soldered on a 4.25 x 1.125 75.61
inch, 4-layer printed circuit board
76.56
93.89
93.89
°C/W
ΘJC
Thermal Resistance
(Junction to Case)
43.12
36.07
24.64
24.64
°C/W
AC Test Loads and Waveforms
R1 1800Ω
R1 1800Ω
5V
5V
OUTPUT
ALL INPUT PULSES
90%
OUTPUT
3.0V
90%
10%
10%
R2
990Ω
R2
990Ω
100 pF
5 pF
GND
< 5 ns
< 5 ns
INCLUDING
JIG AND
SCOPE
INCLUDING
JIG AND
SCOPE
(a)
(b)
Equivalent to:
THÉVENIN EQUIVALENT
639Ω
OUTPUT
1.77V
Data Retention Characteristics
Parameter
VDR
Description
VCC for Data Retention
Data Retention Current
Conditions[6]
Min.
Typ.[2]
Max.
Unit
V
2.0
ICCDR
L
VCC = 2.0V, CE > VCC − 0.3V,
VIN > VCC − 0.3V, or VIN < 0.3V
2
50
5
µA
µA
µA
µA
ns
LL-Comm’l
0.1
0.1
0.1
LL - Ind’l/Auto-A
LL - Auto-E
10
10
[8]
tCDR
Chip Deselect to Data Retention Time
Operation Recovery Time
0
[8]
tR
tRC
ns
Data Retention Waveform
DATA RETENTION MODE
3.0V
3.0V
V
DR
> 2V
V
CC
t
t
R
CDR
CE
Note:
6. No input may exceed V + 0.5V.
CC
Document #: 001-06511 Rev. *A
Page 4 of 13
[+] Feedback
CY62256N
Switching Characteristics Over the Operating Range[7]
CY62256N-55
CY62256N-70
Min. Max.
Parameter
Read Cycle
tRC
Description
Min.
Max.
Unit
Read Cycle Time
55
5
70
5
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tAA
Address to Data Valid
Data Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low-Z[8]
OE HIGH to High-Z[8, 9]
CE LOW to Low-Z[8]
CE HIGH to High-Z[8, 9]
CE LOW to Power-up
CE HIGH to Power-down
55
70
tOHA
tACE
55
25
70
35
tDOE
tLZOE
tHZOE
tLZCE
tHZCE
tPU
5
5
0
5
5
0
20
20
55
25
25
70
tPD
Write Cycle[10, 11]
tWC
Write Cycle Time
55
45
45
0
70
60
60
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tSCE
tAW
CE LOW to Write End
Address Set-up to Write End
Address Hold from Write End
Address Set-up to Write Start
WE Pulse Width
tHA
tSA
0
0
tPWE
tSD
40
25
0
50
30
0
Data Set-up to Write End
Data Hold from Write End
WE LOW to High-Z[8, 9]
WE HIGH to Low-Z[8]
tHD
tHZWE
tLZWE
20
25
5
5
Switching Waveforms
Read Cycle No. 1[12, 13]
t
RC
ADDRESS
t
AA
t
OHA
DATA OUT
PREVIOUS DATA VALID
DATA VALID
Notes:
7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
/I and 100-pF load capacitance.
I
OL OH
8. At any given temperature and voltage condition, t
is less than t
, t
is less than t
, and t
is less than t
for any given device.
HZCE
LZCE HZOE
LZOE
HZWE
LZWE
9. t
, t
, and t
are specified with C = 5 pF as in (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
HZOE HZCE
HZWE L
10. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a Write and either signal can
terminate a Write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the Write.
11. The minimum Write cycle time for Write Cycle #3 (WE controlled, OE LOW) is the sum of t
and t
.
SD
HZWE
12. Device is continuously selected. OE, CE = V
13. WE is HIGH for Read cycle.
.
IL
Document #: 001-06511 Rev. *A
Page 5 of 13
[+] Feedback
CY62256N
Switching Waveforms (continued)
Read Cycle No. 2[13, 14]
t
RC
CE
t
ACE
OE
t
t
HZOE
t
DOE
HZCE
t
LZOE
HIGH
IMPEDANCE
HIGH IMPEDANCE
DATA OUT
DATA VALID
t
LZCE
t
PD
t
PU
V
ICC
CC
SUPPLY
CURRENT
50%
50%
ISB
Write Cycle No. 1 (WE Controlled)[10, 15, 16]
t
WC
ADDRESS
CE
t
t
HA
AW
t
SA
t
PWE
WE
OE
t
SD
t
HD
DATA VALID
DATA I/O
NOTE17
IN
t
HZOE
Write Cycle No. 2 (CE Controlled)[10, 15, 16]
t
WC
ADDRESS
CE
t
SCE
t
SA
t
t
HA
AW
WE
t
t
HD
SD
DATA I/O
DATA VALID
IN
Notes:
14. Address valid prior to or coincident with CE transition LOW.
15. Data I/O is high impedance if OE = V
.
IH
16. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
17. During this period, the I/Os are in output state and input signals should not be applied.
Document #: 001-06511 Rev. *A
Page 6 of 13
[+] Feedback
CY62256N
Switching Waveforms (continued)
Write Cycle No. 3 (WE Controlled, OE LOW)[11, 16]
t
WC
ADDRESS
CE
t
t
HA
AW
t
SA
WE
t
t
HD
SD
DATA I/O
DATA VALID
NOTE 17
IN
t
t
LZWE
HZWE
Document #: 001-06511 Rev. *A
Page 7 of 13
[+] Feedback
CY62256N
Typical DC and AC Characteristics
STANDBY CURRENT
vs. AMBIENT TEMPERATURE
NORMALIZED SUPPLY CURRENT
vs. AMBIENT TEMPERATURE
NORMALIZED SUPPLY CURRENT
vs. SUPPLY VOLTAGE
1.4
3.0
2.5
2.0
1.5
1.0
1.4
ICC
1.2
1.0
0.8
0.6
1.2
1.0
0.8
0.6
ICC
ISB
VIN = 5.0V
TA = 25°C
VCC = 5.0V
VIN = 5.0V
0.5
0.4
0.4
VCC = 5.0V
0.2
0.0
0.0
0.2
0.0
V
IN = 5.0V
ISB
–0.5
−55
25
105
−55
25
125
4.0
4.5
5.0
5.5
6.0
AMBIENT TEMPERATURE (°C)
AMBIENT TEMPERATURE (°C)
SUPPLY VOLTAGE (V)
NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE
OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE
NORMALIZED ACCESS TIME
vs. SUPPLY VOLTAGE
140
120
1.6
1.4
1.4
1.3
1.2
100
80
1.2
1.0
1.1
1.0
60
TA = 25°C
V
CC = 5.0V
VCC = 5.0V
TA = 25°C
40
0.8
0.6
20
0
0.9
0.8
0.0
1.0
2.0
3.0
4.0
−55
25
125
4.0
4.5
5.0
5.5
6.0
AMBIENT TEMPERATURE (°C)
OUTPUT VOLTAGE (V)
SUPPLY VOLTAGE (V)
OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE
120
100
80
VCC = 5.0V
60
TA = 25°C
40
20
0
0.0
1.0
2.0
3.0
4.0
OUTPUT VOLTAGE (V)
Document #: 001-06511 Rev. *A
Page 8 of 13
[+] Feedback
CY62256N
Typical DC and AC Characteristics (continued)
TYPICAL POWER-ON CURRENT
vs. SUPPLY VOLTAGE
TYPICAL ACCESS TIME CHANGE
vs. OUTPUT LOADING
NORMALIZED ICC vs. CYCLE TIME
3.0
2.5
2.0
1.5
30.0
25.0
20.0
15.0
1.25
1.00
0.75
0.50
V
CC = 5.0V
TA = 25°C
VIN = 5.0V
V
CC = 4.5V
1.0
0.5
10.0
5.0
TA = 25°C
0.0
0.0
0.0
1.0
2.0
3.0
4.0
5.0
0
200 400
600 800 1000
10
20
30
40
SUPPLY VOLTAGE (V)
CAPACITANCE (pF)
CYCLE FREQUENCY (MHz)
Truth Table
CE
WE
OE
Inputs/Outputs
High-Z
Mode
Power
H
X
X
Deselect/Power-down
Read
Standby (ISB)
L
L
L
H
L
L
X
H
Data Out
Data In
High-Z
Active (ICC
Active (ICC
Active (ICC
)
)
)
Write
H
Output Disabled
Document #: 001-06511 Rev. *A
Page 9 of 13
[+] Feedback
CY62256N
Ordering Information
Speed
(ns)
Package
Diagram
Operating
Range
Ordering Code
Package Type
55
CY62256NLL−55SNI
CY62256NLL−55SNXI
CY62256NLL−55ZI
51-85092 28-lead (300-Mil) Narrow SOIC
28-lead (300-Mil) Narrow SOIC (Pb-Free)
51-85071 28-lead TSOP I
Industrial
CY62256NLL−55ZXI
CY62256NLL−55ZXA
CY62256NLL−55SNXE
CY62256NLL−55ZXE
CY62256NLL−55ZRXE
CY62256NL−70PC
28-lead TSOP I (Pb-Free)
51-85071 28-lead TSOP I (Pb-Free)
51-85092 28-lead (300-Mil) Narrow SOIC (Pb-Free)
51-85071 28-lead TSOP I (Pb-Free)
51-85074 28-lead Reverse TSOP I (Pb-Free)
51-85017 28-lead (600-Mil) Molded DIP
28-lead (600-Mil) Molded DIP (Pb-Free)
28-lead (600-Mil) Molded DIP
Automotive-A
Automotive-E
70
Commercial
CY62256NL−70PXC
CY62256NLL−70PC
CY62256NLL−70PXC
CY62256NL−70SNC
CY62256NL−70SNXC
CY62256NLL−70SNC
CY62256NLL−70SNXC
CY62256NLL−70ZC
CY62256NLL−70ZXC
CY62256NL–70SNI
CY62256NL–70SNXI
CY62256NLL−70SNI
CY62256NLL−70SNXI
CY62256NLL−70ZI
28-lead (600-Mil) Molded DIP (Pb-Free)
51-85092 28-lead (300-Mil) Narrow SOIC
28-lead (300-Mil) Narrow SOIC (Pb-Free)
28-lead (300-Mil) Narrow SOIC
28-lead (300-Mil) Narrow SOIC (Pb-Free)
51-85071 28-lead TSOP I
28-lead TSOP I (Pb-Free)
51-85092 28-lead (300-Mil) Narrow SOIC
28-lead (300-Mil) Narrow SOIC (Pb-Free)
28-lead (300-Mil) Narrow SOIC
Industrial
28-lead (300-Mil) Narrow SOIC (Pb-Free)
51-85071 28-lead TSOP I
CY62256NLL−70ZXI
CY62256NLL−70ZRI
CY62256NLL−70ZRXI
CY62256NLL−70SNXA
28-lead TSOP I (Pb-Free)
51-85074 28-lead Reverse TSOP I
28-lead Reverse TSOP I (Pb-Free)
51-85092 28-lead (300-Mil) Narrow SOIC (Pb-Free)
Automotive-A
Please contact your local Cypress sales representative for availability of these parts
Document #: 001-06511 Rev. *A
Page 10 of 13
[+] Feedback
CY62256N
Package Diagrams
MIN.
MAX.
28-lead (600-Mil) Molded DIP (51-85017)
DIMENSIONS IN INCHES
REFERENCE JEDEC Ms-020
14
1
0.530
0.550
15
28
0.070
0.090
SEATING PLANE
0.600
0.625
1.380
1.480
0.140
0.195
0.155
0.200
0.009
0.012
3° MIN.
0.115
0.160
0.015
0.060
0.610
0.700
0.055
0.065
0.090
0.110
0.014
0.022
51-85017-*B
28-lead (300-mil) SNC (Narrow Body) (51-85092)
51-85092-*B
Document #: 001-06511 Rev. *A
Page 11 of 13
[+] Feedback
CY62256N
Package Diagrams (continued)
28-lead TSOP I (8 x 13.4 mm) (51-85071)
51-85071-*G
28-Lead RTSOP I (8 x 13.4 mm) (51-85074)
51-85074-*F
All product and company names mentioned in this document are the trademarks of their respective holders.
Document #: 001-06511 Rev. *A
Page 12 of 13
© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be
used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its
products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
[+] Feedback
CY62256N
Document History Page
Document Title: CY62256N 256K (32K x 8) Static RAM
Document Number: 001- 06511
Issue
Date
Orig. of
Change
REV.
**
ECN NO.
Description of Change
426504 See ECN
488954 See ECN
NXR
NXR
New Data Sheet
*A
Added Automotive product
Updated ordering Information table
Document #: 001-06511 Rev. *A
Page 13 of 13
[+] Feedback
相关型号：
©2020 ICPDF网 联系我们和版权申明