18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)18兆位的DDR -II + SRAM 2字突发架构( 2.0周期读延迟)