CY7C14141KV18 [CYPRESS]
36-Mbit QDR? II SRAM 2-Word Burst Architecture; 36 - Mbit的QDR ？ II SRAM的2字突发架构
| 型号： | CY7C14141KV18 |
| 厂家： | 
CYPRESS |
| 描述： | 36-Mbit QDR? II SRAM 2-Word Burst Architecture |
| 文件： | 总31页 (文件大小：861K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
36-Mbit QDR® II SRAM 2-Word
Burst Architecture
36-Mbit QDR® II SRAM 2-Word Burst Architecture
Features
Configurations
■ Separate Independent Read and Write Data Ports
❐ Supports concurrent transactions
CY7C14101KV18 – 4M x 8
CY7C14251KV18 – 4M x 9
CY7C14121KV18 – 2M x 18
CY7C14141KV18 – 1M x 36
■ 333 MHz Clock for High Bandwidth
■ 2-word Burst on all Accesses
■ Double Data Rate (DDR) Interfaces on both Read and Write
Ports (data transferred at 666 MHz) at 333 MHz
Functional Description
The CY7C14101KV18, CY7C14251KV18, CY7C14121KV18,
and CY7C14141KV18 are 1.8V Synchronous Pipelined SRAMs,
equipped with QDR II architecture. QDR II architecture consists
of two separate ports: the read port and the write port to access
the memory array. The read port has dedicated data outputs to
support read operations and the write port has dedicated data
inputs to support write operations. QDR II architecture has
separate data inputs and data outputs to completely eliminate
the need to “turnaround” the data bus that exists with common
I/O devices. Access to each port is through a common address
bus. Addresses for read and write addresses are latched on
alternate rising edges of the input (K) clock. Accesses to the
QDR II read and write ports are completely independent of one
another. To maximize data throughput, both read and write ports
are equipped with DDR interfaces. Each address location is
associated with two 8-bit words (CY7C14101KV18), 9-bit words
(CY7C14251KV18), 18-bit words (CY7C14121KV18), or 36-bit
words (CY7C14141KV18) that burst sequentially into or out of
the device. Because data can be transferred into and out of the
device on every rising edge of both input clocks (K and K and C
and C), memory bandwidth is maximized while simplifying
system design by eliminating bus turnarounds.
■ Two Input Clocks (K and K) for Precise DDR Timing
❐ SRAM uses rising edges only
■ Two Input Clocks for Output Data (C and C) to minimize Clock
Skew and Flight Time mismatches
■ Echo Clocks (CQ and CQ) simplify Data Capture in High Speed
Systems
■ Single Multiplexed Address Input bus Latches Address Inputs
for both Read and Write Ports
■ Separate Port Selects for Depth Expansion
■ Synchronous internally Self-timed Writes
■ QDR® II operates with 1.5 Cycle Read Latency when DOFF is
asserted HIGH
■ Operates similar to QDR I Device with 1 Cycle Read Latency
when DOFF is asserted LOW
■ Available in x8, x9, x18, and x36 Configurations
■ Full Data Coherency, providing Most Current Data
Depth expansion is accomplished with port selects, which
enables each port to operate independently.
■ Core VDD = 1.8V (±0.1V); I/O VDDQ = 1.4V to VDD
❐ Supports both 1.5V and 1.8V I/O supply
All synchronous inputs pass through input registers controlled by
the K or K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on-chip
synchronous self-timed write circuitry.
■ Available in 165-ball FBGA Package (13 x 15 x 1.4 mm)
■ Offered in both Pb-free and non Pb-free Packages
■ Variable Drive HSTL Output Buffers
These devices are down bonded from the 65 nm 72M
QDRII+/DDRII+ devices and hence have the same IDD/ISB1
values and the same JTAG ID code as the equivalent 72M device
options. For details refer to the application note AN53189, 65 nm
Technology Interim QDRII+/DDRII+ SRAM device family
description.
■ JTAG 1149.1 Compatible Test Access Port
■ Phase Locked Loop (PLL) for Accurate Data Placement
Table 1. Selection Guide
Description
333 MHz 300 MHz 250 MHz 200 MHz 167 MHz
Unit
MHz
mA
Maximum Operating Frequency
333
790
790
810
990
300
730
730
750
910
250
640
640
650
790
200
540
540
550
660
167
480
480
490
580
Maximum Operating Current
x8
x9
x18
x36
Cypress Semiconductor Corporation
Document Number: 001-56733 Rev. *E
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised February 02, 2011
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Logic Block Diagram (CY7C14101KV18)
8
D
[7:0]
Write
Reg
Write
Reg
21
Address
Register
A
(20:0)
21
Address
Register
A
(20:0)
RPS
K
Control
Logic
CLK
Gen.
K
C
C
DOFF
Read Data Reg.
CQ
CQ
16
V
8
REF
8
8
Reg.
Reg.
Reg.
Control
Logic
WPS
NWS
8
8
Q
[7:0]
[1:0]
Logic Block Diagram (CY7C14251KV18)
9
D
[8:0]
Write
Reg
Write
Reg
21
Address
Register
A
(20:0)
21
Address
Register
A
(20:0)
RPS
K
Control
Logic
CLK
Gen.
K
C
C
DOFF
Read Data Reg.
CQ
CQ
18
V
9
REF
9
Reg.
Reg.
Reg.
Control
Logic
WPS
BWS
9
9
Q
[8:0]
[0]
9
Document Number: 001-56733 Rev. *E
Page 2 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Logic Block Diagram (CY7C14121KV18)
18
D
[17:0]
Write
Reg
Write
Reg
20
Address
Register
A
(19:0)
20
Address
Register
A
(19:0)
RPS
K
K
Control
Logic
CLK
Gen.
C
C
DOFF
Read Data Reg.
CQ
CQ
36
18
V
REF
18
18
Reg.
Reg.
Reg.
Control
Logic
WPS
BWS
18
18
Q
[17:0]
[1:0]
Logic Block Diagram (CY7C14141KV18)
36
D
[35:0]
Write
Reg
Write
Reg
19
Address
Register
A
(18:0)
19
Address
Register
A
(18:0)
RPS
K
K
Control
Logic
CLK
Gen.
C
C
DOFF
Read Data Reg.
CQ
CQ
72
36
V
REF
36
36
Reg.
Reg.
Reg.
Control
Logic
WPS
BWS
36
36
Q
[35:0]
[3:0]
Document Number: 001-56733 Rev. *E
Page 3 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Contents
Pin Configuration ............................................................. 5
165-Ball FBGA (13 x 15 x 1.4 mm) Pinout .................. 5
Pin Definitions .................................................................. 7
Functional Overview ........................................................ 9
Read Operations .........................................................9
Write Operations .........................................................9
Byte Write Operations ................................................. 9
Single Clock Mode ...................................................... 9
Concurrent Transactions ............................................. 9
Depth Expansion .........................................................9
Programmable Impedance .......................................... 9
Echo Clocks .............................................................. 10
PLL ............................................................................ 10
Application Example ...................................................... 10
Truth Table ...................................................................... 11
Write Cycle Descriptions ............................................... 11
Write Cycle Descriptions ............................................... 12
Write Cycle Descriptions ............................................... 12
IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 13
Disabling the JTAG Feature ...................................... 13
Test Access Port—Test Clock ................................... 13
Test Mode Select (TMS) ........................................... 13
Test Data-In (TDI) ..................................................... 13
Test Data-Out (TDO) ................................................. 13
Performing a TAP Reset ........................................... 13
TAP Registers ........................................................... 13
TAP Instruction Set ................................................... 13
TAP Controller State Diagram ....................................... 15
TAP Controller Block Diagram ...................................... 16
TAP Electrical Characteristics ...................................... 16
TAP AC Switching Characteristics ............................... 17
TAP Timing and Test Conditions .................................. 17
Identification Register Definitions ................................ 18
Scan Register Sizes ....................................................... 18
Instruction Codes ........................................................... 18
Boundary Scan Order .................................................... 19
Power Up Sequence in QDR II SRAM ........................... 20
Power Up Sequence ................................................. 20
PLL Constraints ......................................................... 20
Maximum Ratings ........................................................... 21
Operating Range ............................................................ 21
Neutron Soft Error Immunity ......................................... 21
Electrical Characteristics .............................................. 21
DC Electrical Characteristics ..................................... 21
AC Electrical Characteristics ..................................... 23
Capacitance .................................................................... 24
Thermal Resistance ....................................................... 24
Switching Characteristics ............................................. 25
Switching Waveforms .................................................... 27
Ordering Information ..................................................... 28
Ordering Code Definitions ......................................... 28
Package Diagram ........................................................... 29
Document History Page ................................................. 30
Sales, Solutions, and Legal Information ...................... 31
Worldwide Sales and Design Support ....................... 31
Products .................................................................... 31
PSoC Solutions ......................................................... 31
Document Number: 001-56733 Rev. *E
Page 4 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Pin Configuration
The pin configurations for CY7C14101KV18, CY7C14251KV18, CY7C14121KV18, and CY7C14141KV18 follow.[1]
165-Ball FBGA (13 x 15 x 1.4 mm) Pinout
CY7C14101KV18 (4M x 8)
1
CQ
NC
NC
NC
NC
NC
NC
DOFF
NC
NC
NC
NC
NC
NC
TDO
2
NC/72M
NC
3
A
4
5
NWS1
NC/288M
A
6
7
NC/144M
NWS0
A
8
9
A
10
A
11
CQ
Q3
D3
NC
Q2
NC
NC
ZQ
D1
NC
Q0
D0
NC
NC
TDI
A
B
C
D
E
F
WPS
A
K
RPS
A
NC
NC
NC
Q4
NC
Q5
VDDQ
NC
NC
D6
NC
NC
Q7
A
K
NC
NC
NC
NC
NC
NC
VDDQ
NC
NC
NC
NC
NC
NC
A
NC
NC
NC
D2
NC
VSS
VSS
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VSS
VSS
A
A
VSS
VSS
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VSS
VSS
A
D4
VSS
VSS
VDD
VDD
VDD
VDD
VDD
VSS
VSS
A
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
A
VSS
VSS
VDD
VDD
VDD
VDD
VDD
VSS
VSS
A
NC
NC
NC
NC
VREF
Q1
G
H
J
D5
VREF
NC
K
L
NC
NC
NC
NC
NC
NC
TMS
Q6
M
N
P
R
NC
D7
NC
A
C
A
TCK
A
A
C
A
A
CY7C14251KV18 (4M x 9)
1
CQ
NC
NC
NC
NC
NC
NC
DOFF
NC
NC
NC
NC
NC
NC
TDO
2
NC/72M
NC
3
A
4
5
NC
6
7
NC/144M
BWS0
A
8
9
A
10
A
11
CQ
Q4
D4
NC
Q3
NC
NC
ZQ
D2
NC
Q1
D1
NC
Q0
TDI
A
B
C
D
E
F
WPS
A
K
RPS
A
NC
NC
NC
Q5
NC
Q6
VDDQ
NC
NC
D7
NC
NC
Q8
A
NC/288M
A
K
NC
NC
NC
NC
NC
NC
VDDQ
NC
NC
NC
NC
NC
NC
A
NC
NC
NC
D3
NC
VSS
VSS
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VSS
VSS
A
A
VSS
VSS
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VSS
VSS
A
D5
VSS
VSS
VDD
VDD
VDD
VDD
VDD
VSS
VSS
A
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
A
VSS
VSS
VDD
VDD
VDD
VDD
VDD
VSS
VSS
A
NC
NC
NC
NC
VREF
Q2
G
H
J
D6
VREF
NC
K
L
NC
NC
NC
NC
NC
D0
Q7
M
N
P
R
NC
D8
NC
A
C
A
TCK
A
A
C
A
A
TMS
Note
1. NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.
Document Number: 001-56733 Rev. *E
Page 5 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Pin Configuration (continued)
The pin configurations for CY7C14101KV18, CY7C14251KV18, CY7C14121KV18, and CY7C14141KV18 follow.[1]
165-Ball FBGA (13 x 15 x 1.4 mm) Pinout
CY7C14121KV18 (2M x 18)
1
CQ
NC
NC
NC
NC
NC
NC
DOFF
NC
NC
NC
NC
NC
NC
TDO
2
NC/144M
Q9
3
4
5
BWS1
NC
A
6
7
NC/288M
BWS0
A
8
9
A
10
NC/72M
NC
11
CQ
Q8
D8
D7
Q6
Q5
D5
ZQ
D4
Q3
Q2
D2
D1
Q0
TDI
A
B
C
D
E
F
A
WPS
A
K
RPS
A
D9
K
NC
NC
NC
NC
NC
NC
VDDQ
NC
NC
NC
NC
NC
NC
A
NC
D10
Q10
Q11
D12
Q13
VDDQ
D14
Q14
D15
D16
Q16
Q17
A
VSS
VSS
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VSS
VSS
A
A
VSS
VSS
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VSS
VSS
A
Q7
D11
NC
VSS
VSS
VDD
VDD
VDD
VDD
VDD
VSS
VSS
A
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
A
VSS
VSS
VDD
VDD
VDD
VDD
VDD
VSS
VSS
A
NC
D6
Q12
D13
VREF
NC
NC
G
H
J
NC
VREF
Q4
K
L
NC
D3
Q15
NC
NC
M
N
P
R
Q1
D17
NC
NC
A
C
A
D0
TCK
A
A
C
A
A
TMS
CY7C14141KV18 (1M x 36)
1
2
3
4
5
BWS2
BWS3
A
6
7
BWS1
BWS0
A
8
9
10
NC/144M
Q17
Q7
11
CQ
Q8
D8
D7
Q6
Q5
D5
ZQ
D4
Q3
Q2
D2
D1
Q0
TDI
A
B
C
D
E
F
CQ
NC/288M NC/72M
WPS
A
K
RPS
A
A
Q27
D27
D28
Q29
Q30
D30
DOFF
D31
Q32
Q33
D33
D34
Q35
TDO
Q18
Q28
D20
D29
Q21
D22
VREF
Q31
D32
Q24
Q34
D26
D35
TCK
D18
D19
Q19
Q20
D21
Q22
VDDQ
D23
Q23
D24
D25
Q25
Q26
A
K
D17
D16
Q16
Q15
D14
Q13
VDDQ
D12
Q12
D11
D10
Q10
Q9
VSS
VSS
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VSS
VSS
A
A
VSS
VSS
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VSS
VSS
A
VSS
VSS
VDD
VDD
VDD
VDD
VDD
VSS
VSS
A
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
A
VSS
VSS
VDD
VDD
VDD
VDD
VDD
VSS
VSS
A
D15
D6
Q14
D13
VREF
Q4
G
H
J
K
L
D3
Q11
Q1
M
N
P
R
D9
A
C
A
D0
A
A
C
A
A
A
TMS
Document Number: 001-56733 Rev. *E
Page 6 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Pin Definitions
Pin Name
I/O
Pin Description
D[x:0]
Input-
Data Input Signals. Sampled on the rising edge of K and K clocks during valid write operations.
Synchronous CY7C14101KV18 D[7:0]
CY7C14251KV18 D[8:0]
CY7C14121KV18 D[17:0]
CY7C14141KV18 D[35:0]
WPS
Input-
Write Port Select Active LOW. Sampled on the rising edge of the K clock. When asserted active, a
Synchronous write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores D[x:0]
.
NWS0,
NWS1
Input-
Nibble Write Select 0, 1 Active LOW (CY7C14101KV18 Only). Sampled on the rising edge of the K
Synchronous and K clocks during write operations. Used to select which nibble is written into the device during the
current portion of the write operations. Nibbles not written remain unaltered.
NWS0 controls D[3:0] and NWS1 controls D[7:4]
.
All the Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select
ignores the corresponding nibble of data and it is not written into the device.
BWS0,
BWS1,
BWS2,
BWS3
Input-
Byte Write Select 0, 1, 2, and 3 Active LOW. Sampled on the rising edge of the K and K clocks during
Synchronous write operations. Used to select which byte is written into the device during the current portion of the write
operations. Bytes not written remain unaltered.
CY7C14251KV18 BWS0 controls D[8:0]
CY7C14121KV18 BWS0 controls D[8:0] and BWS1 controls D[17:9]
CY7C14141KV18 BWS0 controls D[8:0], BWS1 controls D[17:9], BWS2 controls D[26:18] and BWS3
controls D[35:27]
.
.
.
All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select
ignores the corresponding byte of data and it is not written into the device.
A
Input-
Address Inputs. Sampled on the rising edge of the K (read address) and K (write address) clocks during
Synchronous active read and write operations. These address inputs are multiplexed for both read and write operations.
Internally, the device is organized as 4M x 8 (2 arrays each of 2M x 8) for CY7C14101KV18, 4M x 9
(2 arrays each of 2M x 9) for CY7C14251KV18, 2M x 18 (2 arrays each of 1M x 18) for CY7C14121KV18,
and 1M x 36 (2 arrays each of 512K x 36) for CY7C14141KV18. Therefore, only 21 address inputs are
needed to access the entire memory array of CY7C14101KV18 and CY7C14251KV18, 20 address inputs
for CY7C14121KV18, and 19 address inputs for CY7C14141KV18. These inputs are ignored when the
appropriate port is deselected.
Q[x:0]
Output-
Data Output Signals. These pins drive out the requested data during a read operation. Valid data is
Synchronous driven out on the rising edge of the C and C clocks during read operations, or K and K when in single
clock mode. When the read port is deselected, Q[x:0] are automatically tristated.
CY7C14101KV18 Q[7:0]
CY7C14251KV18 Q[8:0]
CY7C14121KV18 Q[17:0]
CY7C14141KV18 Q[35:0]
RPS
Input-
Read Port Select Active LOW. Sampled on the rising edge of positive input clock (K). When active, a
Synchronous read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is
allowed to complete and the output drivers are automatically tristated following the next rising edge of the
C clock. Each read access consists of a burst of two sequential transfers.
C
C
K
K
Input Clock Positive Input Clock for Output Data. C is used in conjunction with C to clock out the read data from
the device. Use C and C together to deskew the flight times of various devices on the board back to the
controller. See Application Example on page 10 for further details.
Input Clock Negative Input Clock for Output Data. C is used in conjunction with C to clock out the read data from
the device. Use C and C together to deskew the flight times of various devices on the board back to the
controller. See Application Example on page 10 for further details.
Input Clock Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the device
and to drive out data through Q[x:0] when in single clock mode. All accesses are initiated on the rising
edge of K.
Input Clock Negative Input Clock Input. K is used to capture synchronous inputs being presented to the device and
to drive out data through Q[x:0] when in single clock mode.
Document Number: 001-56733 Rev. *E
Page 7 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Pin Definitions (continued)
Pin Name
I/O
Pin Description
CQ
Echo Clock CQ Referenced with Respect to C. This is a free running clock and is synchronized to the input clock
for output data (C) of the QDR II. In single clock mode, CQ is generated with respect to K. The timing for
the echo clocks is shown in Switching Characteristics on page 25.
CQ
ZQ
Echo Clock CQ Referenced with Respect to C. This is a free running clock and is synchronized to the input clock
for output data (C) of the QDR II. In single clock mode, CQ is generated with respect to K. The timing for
the echo clocks is shown in the Switching Characteristics on page 25.
Input
Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus
impedance. CQ, CQ, and Q[x:0] output impedance are set to 0.2 x RQ, where RQ is a resistor connected
between ZQ and ground. Alternatively, connect this pin directly to VDDQ, which enables the minimum
impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF
Input
PLL Turn Off Active LOW. Connecting this pin to ground turns off the PLL inside the device. The timing
in the operation with the PLL turned off differs from those listed in this data sheet. For normal operation,
connect this pin to a pull up through a 10 K or less pull up resistor. The device behaves in QDR I mode
when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz
with QDR I timing.
TDO
Output
Input
Input
Input
N/A
TDO for JTAG.
TCK
TCK Pin for JTAG.
TDI
TDI Pin for JTAG.
TMS
TMS Pin for JTAG.
NC
Not Connected to the Die. Can be tied to any voltage level.
Not Connected to the Die. Can be tied to any voltage level.
Not Connected to the Die. Can be tied to any voltage level.
NC/144M
NC/288M
VREF
Input
Input
Input-
Reference Voltage Input. Static input used to set the reference level for HSTL inputs, outputs, and AC
measurement points.
Reference
VDD
VSS
Power Supply Power Supply Inputs to the Core of the Device.
Ground Ground for the Device.
Power Supply Power Supply Inputs for the Outputs of the Device.
VDDQ
Document Number: 001-56733 Rev. *E
Page 8 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
lower 18-bit write data register, provided BWS[1:0] are both
asserted active. On the subsequent rising edge of the negative
input clock (K), the address is latched and the information
presented to D[17:0] is also stored into the write data register,
provided BWS[1:0] are both asserted active. The 36 bits of data
are then written into the memory array at the specified location.
Functional Overview
The CY7C14101KV18, CY7C14251KV18, CY7C14121KV18,
and CY7C14141KV18 are synchronous pipelined Burst SRAMs
with a read port and a write port. The read port is dedicated to
read operations and the write port is dedicated to write opera-
tions. Data flows into the SRAM through the write port and flows
out through the read port. These devices multiplex the address
inputs to minimize the number of address pins required. By
having separate read and write ports, the QDR II completely
eliminates the need to turn around the data bus and avoids any
possible data contention, thereby simplifying system design.
Each access consists of two 8-bit data transfers in the case of
CY7C14101KV18, two 9-bit data transfers in the case of
CY7C14251KV18, two 18-bit data transfers in the case of
CY7C14121KV18, and two 36-bit data transfers in the case of
CY7C14141KV18 in one clock cycle.
When deselected, the write port ignores all inputs after the
pending write operations are completed.
Byte Write Operations
Byte write operations are supported by the CY7C14121KV18. A
write operation is initiated as described in the Write Operations
section. The bytes that are written are determined by BWS0 and
BWS1, which are sampled with each set of 18-bit data words.
Asserting the appropriate Byte Write Select input during the data
portion of a write latches the data being presented and writes it
into the device. Deasserting the Byte write select input during the
data portion of a write enables the data stored in the device for
that byte to remain unaltered. This feature is used to simplify
read, modify, or write operations to a byte write operation.
This device operates with a read latency of one and half cycles
when DOFF pin is tied HIGH. When DOFF pin is set LOW or
connected to VSS then the device behaves in QDR I mode with
a read latency of one clock cycle.
Single Clock Mode
Accesses for both ports are initiated on the rising edge of the
positive input clock (K). All synchronous input timing is refer-
enced from the rising edge of the input clocks (K and K) and all
output timing is referenced to the output clocks (C and C, or K
and K when in single clock mode).
The CY7C14121KV18 is used with a single clock that controls
both the input and output registers. In this mode the device
recognizes only a single pair of input clocks (K and K) that control
both the input and output registers. This operation is identical to
the operation if the device had zero skew between the K/K and
C/C clocks. All timing parameters remain the same in this mode.
To use this mode of operation, the user must tie C and C HIGH
at power on. This function is a strap option and not alterable
during device operation.
All synchronous data inputs (D[x:0]) pass through input registers
controlled by the input clocks (K and K). All synchronous data
outputs (Q[x:0]) pass through output registers controlled by the
rising edge of the output clocks (C and C, or K and K when in
single clock mode).
All synchronous control (RPS, WPS, BWS[x:0]) inputs pass
through input registers controlled by the rising edge of the input
clocks (K and K).
Concurrent Transactions
The read and write ports on the CY7C14121KV18 operate
completely independently of one another. As each port latches
the address inputs on different clock edges, the user can read or
write to any location, regardless of the transaction on the other
port. The user can start reads and writes in the same clock cycle.
If the ports access the same location at the same time, the SRAM
delivers the most recent information associated with the
specified address location. This includes forwarding data from a
write cycle that was initiated on the previous K clock rise.
CY7C14121KV18 is described in the following sections. The
same basic descriptions apply to CY7C14101KV18,
CY7C14251KV18, and CY7C14141KV18.
Read Operations
The CY7C14121KV18 is organized internally as two arrays of
1M x 18. Accesses are completed in a burst of two sequential
18-bit data words. Read operations are initiated by asserting
RPS active at the rising edge of the positive input clock (K). The
address is latched on the rising edge of the K clock. The address
presented to the address inputs is stored in the read address
register. Following the next K clock rise, the corresponding
lowest order 18-bit word of data is driven onto the Q[17:0] using
C as the output timing reference. On the subsequent rising edge
of C, the next 18-bit data word is driven onto the Q[17:0]. The
requested data is valid 0.45 ns from the rising edge of the output
clock (C and C or K and K when in single clock mode).
Depth Expansion
The CY7C14121KV18 has a port select input for each port. This
enables for easy depth expansion. Both port selects are sampled
on the rising edge of the positive input clock only (K). Each port
select input can deselect the specified port. Deselecting a port
does not affect the other port. All pending transactions (read and
write) are completed before the device is deselected.
Programmable Impedance
Synchronous internal circuitry automatically tristates the outputs
following the next rising edge of the output clocks (C/C). This
enables for a seamless transition between devices without the
insertion of wait states in a depth expanded memory.
An external resistor, RQ, must be connected between the ZQ pin
on the SRAM and VSS to enable the SRAM to adjust its output
driver impedance. The value of RQ must be 5X the value of the
intended line impedance driven by the SRAM. The allowable
range of RQ to guarantee impedance matching with a tolerance
of ±15% is between 175 and 350, with VDDQ = 1.5V. The
output impedance is adjusted every 1024 cycles upon power up
to account for drifts in supply voltage and temperature.
Write Operations
Write operations are initiated by asserting WPS active at the
rising edge of the positive input clock (K). On the same K clock
rise the data presented to D[17:0] is latched and stored into the
Document Number: 001-56733 Rev. *E
Page 9 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Echo Clocks
PLL
Echo clocks are provided on the QDR II to simplify data capture
on high speed systems. Two echo clocks are generated by the
QDR II. CQ is referenced with respect to C and CQ is referenced
with respect to C. These are free running clocks and are synchro-
nized to the output clock of the QDR II. In the single clock mode,
CQ is generated with respect to K and CQ is generated with
respect to K. The timing for the echo clocks is shown in Switching
Characteristics on page 25.
These chips use a PLL that is designed to function between
120 MHz and the specified maximum clock frequency. During
power up, when the DOFF is tied HIGH, the PLL is locked after
20 s of stable clock. The PLL can also be reset by slowing or
stopping the input clocks K and K for a minimum of 30 ns.
However, it is not necessary to reset the PLL to lock to the
desired frequency. The PLL automatically locks 20 s after a
stable clock is presented. The PLL may be disabled by applying
ground to the DOFF pin. When the PLL is turned off, the device
behaves in QDR I mode (with one cycle latency and a longer
access time).
Application Example
Figure 1 shows two QDR II used in an application.
Figure 1. Application Example
SRAM #1
R = 250ohms
SRAM #2
R = 250ohms
ZQ
CQ/CQ#
Q
ZQ
CQ/CQ#
R W B
P P W
R W B
Vt
P P W
D
A
D
A
Q
S
#
S
#
S
#
S S
# #
S
#
R
C
C# K K#
C C# K K#
DATA IN
DATA OUT
Address
Vt
Vt
R
RPS#
BUS
MASTER
(CPU
or
WPS#
BWS#
CLKIN/CLKIN#
Source K
Source K#
ASIC)
Delayed K
Delayed K#
R
R = 50ohms
Vt = Vddq/2
Document Number: 001-56733 Rev. *E
Page 10 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Truth Table
The truth table for CY7C14101KV18, CY7C14251KV18, CY7C14121KV18, and CY7C14141KV18 follow.[2, 3, 4, 5, 6, 7]
Operation
K
RPS WPS
DQ
DQ
Write Cycle:
Load address on the rising edge of K;
input write data on K and K rising edges.
L-H
X
L
L
D(A + 0) at K(t)
D(A + 1) at K(t)
Read Cycle:
L-H
X
Q(A + 0) at C(t + 1) Q(A + 1) at C(t + 2)
Load address on the rising edge of K;
wait one and a half cycle; read data on C and C rising edges.
NOP: No Operation
L-H
H
X
H
X
D = X
Q = High-Z
D = X
Q = High-Z
Standby: Clock Stopped
Stopped
Previous State
Previous State
Write Cycle Descriptions
The write cycle description table for CY7C14101KV18 and CY7C14121KV18 follow.[2, 8]
BWS0/ BWS1/
K
Comments
During the data portion of a write sequence
CY7C14101KV18 both nibbles (D[7:0]) are written into the device.
CY7C14121KV18 both bytes (D[17:0]) are written into the device.
K
NWS0 NWS1
L
L
L
L
L–H
–
–
L–H
–
L-H During the data portion of a write sequence
CY7C14101KV18 both nibbles (D[7:0]) are written into the device.
CY7C14121KV18 both bytes (D[17:0]) are written into the device.
L
H
H
L
–
During the data portion of a write sequence
CY7C14101KV18 only the lower nibble (D[3:0]) is written into the device, D[7:4] remains unaltered.
CY7C14121KV18 only the lower byte (D[8:0]) is written into the device, D[17:9] remains unaltered.
L
L–H During the data portion of a write sequence
CY7C14101KV18 only the lower nibble (D[3:0]) is written into the device, D[7:4] remains unaltered.
CY7C14121KV18 only the lower byte (D[8:0]) is written into the device, D[17:9] remains unaltered.
H
H
L–H
–
–
During the data portion of a write sequence
CY7C14101KV18 only the upper nibble (D[7:4]) is written into the device, D[3:0] remains unaltered.
CY7C14121KV18 only the upper byte (D[17:9]) is written into the device, D[8:0] remains unaltered.
L
L–H During the data portion of a write sequence
CY7C14101KV18 only the upper nibble (D[7:4]) is written into the device, D[3:0] remains unaltered.
CY7C14121KV18 only the upper byte (D[17:9]) is written into the device, D[8:0] remains unaltered.
H
H
H
H
L–H
–
–
No data is written into the devices during this portion of a write operation.
L–H No data is written into the devices during this portion of a write operation.
Notes
2. X = “Don't Care,” H = Logic HIGH, L = Logic LOW, represents rising edge.
3. Device powers up deselected with the outputs in a tristate condition.
4. “A” represents address location latched by the devices when transaction was initiated. A + 0, A + 1 represents the internal address sequence in the burst.
5. “t” represents the cycle at which a read/write operation is started. t + 1, and t + 2 are the first, and second clock cycles respectively succeeding the “t” clock cycle.
6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.
7. Ensure that when the clock is stopped K = K and C = C = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging
symmetrically.
8. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. NWS , NWS , BWS , BWS , BWS , and BWS can be altered on
0
1
0
1
2
3
different portions of a write cycle, as long as the setup and hold requirements are achieved.
Document Number: 001-56733 Rev. *E
Page 11 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Write Cycle Descriptions
The write cycle description table for CY7C14251KV18 follow. [2, 8]
BWS0
K
L–H
–
K
L
L
–
During the data portion of a write sequence, the single byte (D[8:0]) is written into the device.
L–H During the data portion of a write sequence, the single byte (D[8:0]) is written into the device.
No data is written into the device during this portion of a write operation.
L–H No data is written into the device during this portion of a write operation.
H
H
L–H
–
–
Write Cycle Descriptions
The write cycle description table for CY7C14141KV18 follow.[2, 8]
BWS0 BWS1 BWS2 BWS3
K
K
Comments
L
L
L
L
L–H
–
During the data portion of a write sequence, all four bytes (D[35:0]) are written into
the device.
L
L
L
L
–
L–H
–
L–H During the data portion of a write sequence, all four bytes (D[35:0]) are written into
the device.
L
H
H
L
H
H
H
H
L
H
H
H
H
H
H
L
–
During the data portion of a write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] remains unaltered.
L
L–H During the data portion of a write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] remains unaltered.
H
H
H
H
H
H
L–H
–
–
During the data portion of a write sequence, only the byte (D[17:9]) is written into
the device. D[8:0] and D[35:18] remains unaltered.
L
L–H During the data portion of a write sequence, only the byte (D[17:9]) is written into
the device. D[8:0] and D[35:18] remains unaltered.
H
H
H
H
L–H
–
–
During the data portion of a write sequence, only the byte (D[26:18]) is written into
the device. D[17:0] and D[35:27] remains unaltered.
L
L–H During the data portion of a write sequence, only the byte (D[26:18]) is written into
the device. D[17:0] and D[35:27] remains unaltered.
H
H
L–H
–
–
During the data portion of a write sequence, only the byte (D[35:27]) is written into
the device. D[26:0] remains unaltered.
L
L–H During the data portion of a write sequence, only the byte (D[35:27]) is written into
the device. D[26:0] remains unaltered.
H
H
H
H
H
H
H
H
L–H
–
–
No data is written into the device during this portion of a write operation.
L–H No data is written into the device during this portion of a write operation.
Document Number: 001-56733 Rev. *E
Page 12 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Instruction Register
IEEE 1149.1 Serial Boundary Scan (JTAG)
Three-bit instructions are serially loaded into the instruction
register. This register is loaded when it is placed between the TDI
and TDO pins, as shown in TAP Controller Block Diagram on
page 16. Upon power up, the instruction register is loaded with
the IDCODE instruction. It is also loaded with the IDCODE
instruction if the controller is placed in a reset state, as described
in the previous section.
These SRAMs incorporate a serial boundary scan Test Access
Port (TAP) in the FBGA package. This part is fully compliant with
IEEE Standard #1149.1-2001. The TAP operates using JEDEC
standard 1.8V I/O logic levels.
Disabling the JTAG Feature
It is possible to operate the SRAM without using the JTAG
feature. To disable the TAP controller, TCK must be tied LOW
(VSS) to prevent clocking of the device. TDI and TMS are inter-
nally pulled up and may be unconnected. They may alternatively
be connected to VDD through a pull up resistor. TDO must be left
unconnected. Upon power up, the device comes up in a reset
state, which does not interfere with the operation of the device.
When the TAP controller is in the Capture-IR state, the two least
significant bits are loaded with a binary “01” pattern to enable
fault isolation of the board level serial test path.
Bypass Register
To save time when serially shifting data through registers, it is
sometimes advantageous to skip certain chips. The bypass
register is a single-bit register that can be placed between TDI
and TDO pins. This enables shifting of data through the SRAM
with minimal delay. The bypass register is set LOW (VSS) when
the BYPASS instruction is executed.
Test Access Port—Test Clock
The test clock is used only with the TAP controller. All inputs are
captured on the rising edge of TCK. All outputs are driven from
the falling edge of TCK.
Boundary Scan Register
Test Mode Select (TMS)
The boundary scan register is connected to all of the input and
output pins on the SRAM. Several No Connect (NC) pins are also
included in the scan register to reserve pins for higher density
devices.
The TMS input is used to give commands to the TAP controller
and is sampled on the rising edge of TCK. This pin may be left
unconnected if the TAP is not used. The pin is pulled up inter-
nally, resulting in a logic HIGH level.
The boundary scan register is loaded with the contents of the
RAM input and output ring when the TAP controller is in the
Capture-DR state and is then placed between the TDI and TDO
pins when the controller is moved to the Shift-DR state. The
EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions are
used to capture the contents of the input and output ring.
Test Data-In (TDI)
The TDI pin is used to serially input information into the registers
and can be connected to the input of any of the registers. The
register between TDI and TDO is chosen by the instruction that
is loaded into the TAP instruction register. For information about
loading the instruction register, see the TAP Controller State
Diagram on page 15. TDI is internally pulled up and can be
unconnected if the TAP is unused in an application. TDI is
connected to the most significant bit (MSB) on any register.
The Boundary Scan Order on page 19 shows the order in which
the bits are connected. Each bit corresponds to one of the bumps
on the SRAM package. The MSB of the register is connected to
TDI, and the LSB is connected to TDO.
Identification (ID) Register
Test Data-Out (TDO)
The ID register is loaded with a vendor-specific, 32-bit code
during the Capture-DR state when the IDCODE command is
loaded in the instruction register. The IDCODE is hardwired into
the SRAM and can be shifted out when the TAP controller is in
the Shift-DR state. The ID register has a vendor code and other
information described in Identification Register Definitions on
page 18.
The TDO output pin is used to serially clock data out from the
registers. The output is active, depending upon the current state
of the TAP state machine (see Instruction Codes on page 18).
The output changes on the falling edge of TCK. TDO is
connected to the least significant bit (LSB) of any register.
Performing a TAP Reset
A Reset is performed by forcing TMS HIGH (VDD) for five rising
edges of TCK. This Reset does not affect the operation of the
SRAM and is performed when the SRAM is operating. At power
up, the TAP is reset internally to ensure that TDO comes up in a
high-Z state.
TAP Instruction Set
Eight different instructions are possible with the three-bit
instruction register. All combinations are listed in Instruction
Codes on page 18. Three of these instructions are listed as
RESERVED and must not be used. The other five instructions
are described in this section in detail.
TAP Registers
Instructions are loaded into the TAP controller during the Shift-IR
state when the instruction register is placed between TDI and
TDO. During this state, instructions are shifted through the
instruction register through the TDI and TDO pins. To execute
the instruction after it is shifted in, the TAP controller must be
moved into the Update-IR state.
Registers are connected between the TDI and TDO pins to scan
the data in and out of the SRAM test circuitry. Only one register
can be selected at a time through the instruction registers. Data
is serially loaded into the TDI pin on the rising edge of TCK. Data
is output on the TDO pin on the falling edge of TCK.
Document Number: 001-56733 Rev. *E
Page 13 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
IDCODE
BYPASS
The IDCODE instruction loads a vendor-specific, 32-bit code into
the instruction register. It also places the instruction register
between the TDI and TDO pins and shifts the IDCODE out of the
device when the TAP controller enters the Shift-DR state. The
IDCODE instruction is loaded into the instruction register at
power up or whenever the TAP controller is supplied a
Test-Logic-Reset state.
When the BYPASS instruction is loaded in the instruction register
and the TAP is placed in a Shift-DR state, the bypass register is
placed between the TDI and TDO pins. The advantage of the
BYPASS instruction is that it shortens the boundary scan path
when multiple devices are connected together on a board.
EXTEST
The EXTEST instruction drives the preloaded data out through
the system output pins. This instruction also connects the
boundary scan register for serial access between the TDI and
TDO in the Shift-DR controller state.
SAMPLE Z
The SAMPLE Z instruction connects the boundary scan register
between the TDI and TDO pins when the TAP controller is in a
Shift-DR state. The SAMPLE Z command puts the output bus
into a High-Z state until the next command is supplied during the
Update IR state.
EXTEST OUTPUT BUS TRISTATE
IEEE Standard 1149.1 mandates that the TAP controller be able
to put the output bus into a tristate mode.
SAMPLE/PRELOAD
The boundary scan register has a special bit located at bit #108.
When this scan cell, called the “extest output bus tristate,” is
latched into the preload register during the Update-DR state in
the TAP controller, it directly controls the state of the output
(Q-bus) pins, when the EXTEST is entered as the current
instruction. When HIGH, it enables the output buffers to drive the
output bus. When LOW, this bit places the output bus into a
High-Z condition.
SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When
the SAMPLE/PRELOAD instructions are loaded into the
instruction register and the TAP controller is in the Capture-DR
state, a snapshot of data on the input and output pins is captured
in the boundary scan register.
The TAP controller clock can only operate at a frequency up to
20 MHz, while the SRAM clock operates more than an order of
magnitude faster. Because there is a large difference in the clock
frequencies, it is possible that during the Capture-DR state, an
input or output undergoes a transition. The TAP may then try to
capture a signal while in transition (metastable state). This does
not harm the device, but there is no guarantee as to the value
that is captured. Repeatable results may not be possible.
This bit is set by entering the SAMPLE/PRELOAD or EXTEST
command, and then shifting the desired bit into that cell, during
the Shift-DR state. During Update-DR, the value loaded into that
shift-register cell latches into the preload register. When the
EXTEST instruction is entered, this bit directly controls the output
Q-bus pins. Note that this bit is pre-set LOW to enable the output
when the device is powered up, and also when the TAP controller
is in the Test-Logic-Reset state.
To guarantee that the boundary scan register captures the
correct value of a signal, the SRAM signal must be stabilized
long enough to meet the TAP controller's capture setup plus hold
times (tCS and tCH). The SRAM clock input might not be captured
correctly if there is no way in a design to stop (or slow) the clock
during a SAMPLE/PRELOAD instruction. If this is an issue, it is
still possible to capture all other signals and simply ignore the
value of the CK and CK captured in the boundary scan register.
Reserved
These instructions are not implemented but are reserved for
future use. Do not use these instructions.
After the data is captured, it is possible to shift out the data by
putting the TAP into the Shift-DR state. This places the boundary
scan register between the TDI and TDO pins.
PRELOAD places an initial data pattern at the latched parallel
outputs of the boundary scan register cells before the selection
of another boundary scan test operation.
The shifting of data for the SAMPLE and PRELOAD phases can
occur concurrently when required, that is, while the data
captured is shifted out, the preloaded data can be shifted in.
Document Number: 001-56733 Rev. *E
Page 14 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
TAP Controller State Diagram
The state diagram for the TAP controller follows.[9]
TEST-LOGIC
1
RESET
0
1
1
1
SELECT
TEST-LOGIC/
SELECT
0
IR-SCAN
IDLE
DR-SCAN
0
0
1
1
CAPTURE-DR
0
CAPTURE-IR
0
0
1
0
1
SHIFT-DR
1
SHIFT-IR
1
EXIT1-DR
0
EXIT1-IR
0
0
0
PAUSE-DR
1
PAUSE-IR
1
0
0
EXIT2-DR
1
EXIT2-IR
1
UPDATE-IR
0
UPDATE-DR
1
1
0
Note
9. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.
Document Number: 001-56733 Rev. *E
Page 15 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
TAP Controller Block Diagram
0
Bypass Register
2
1
1
1
0
0
0
Selection
TDI
Selection
Circuitry
TDO
Instruction Register
Circuitry
31 30
29
.
.
2
Identification Register
.
108
.
.
.
2
Boundary Scan Register
TCK
TMS
TAP Controller
TAP Electrical Characteristics
Over the Operating Range[10, 11, 12]
Parameter
VOH1
Description
Output HIGH Voltage
Test Conditions
IOH =2.0 mA
Min
1.4
1.6
Max
Unit
V
V
VOH2
VOL1
VOL2
VIH
Output HIGH Voltage
Output LOW Voltage
Output LOW Voltage
Input HIGH Voltage
IOH =100 A
IOL = 2.0 mA
IOL = 100 A
0.4
0.2
V
V
0.65VDD VDD + 0.3
V
VIL
Input LOW Voltage
-0.3
-5
0.35VDD
5
V
IX
Input and Output Load Current
GND VI VDD
A
Notes
10. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics table.
11. Overshoot: V (AC) < V + 0.85V (Pulse width less than t /2).
/2), Undershoot: V (AC) > -1.5V (Pulse width less than t
CYC
IH
DDQ
CYC
IL
12. All voltage referenced to Ground.
Document Number: 001-56733 Rev. *E
Page 16 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
TAP AC Switching Characteristics
Over the Operating Range[13, 14]
Parameter
Description
Min
Max
Unit
ns
tTCYC
TCK Clock Cycle Time
TCK Clock Frequency
TCK Clock HIGH
50
tTF
20
MHz
ns
tTH
20
20
tTL
TCK Clock LOW
ns
Setup Times
tTMSS
tTDIS
TMS Setup to TCK Clock Rise
TDI Setup to TCK Clock Rise
Capture Setup to TCK Rise
5
5
5
ns
ns
ns
tCS
Hold Times
tTMSH
tTDIH
TMS Hold after TCK Clock Rise
TDI Hold after Clock Rise
5
5
5
ns
ns
ns
tCH
Capture Hold after Clock Rise
Output Times
tTDOV
tTDOX
TCK Clock LOW to TDO Valid
TCK Clock LOW to TDO Invalid
10
ns
ns
0
TAP Timing and Test Conditions
Figure 2 shows the TAP timing and test conditions.[14]
Figure 2. TAP Timing and Test Conditions
0.9V
ALL INPUT PULSES
1.8V
50
0.9V
TDO
0V
Z = 50
0
C = 20 pF
L
t
t
TH
TL
GND
(a)
Test Clock
TCK
t
TCYC
t
TMSH
t
TMSS
Test Mode Select
TMS
t
TDIS
t
TDIH
Test Data In
TDI
Test Data Out
TDO
t
TDOV
t
TDOX
Notes
13. t and t refer to the setup and hold time requirements of latching data from the boundary scan register.
CS
CH
14. Test conditions are specified using the load in TAP AC Test Conditions. t /t = 1 ns.
R
F
Document Number: 001-56733 Rev. *E
Page 17 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Identification Register Definitions
Value
CY7C14251KV18 CY7C14121KV18
000 000
Instruction Field
Description
CY7C14101KV18
CY7C14141KV18
Revision Number
(31:29)
000
000
Version number.
Cypress Device ID 11010011010000100 11010011010001100 11010011010010100 11010011010100100 Defines the type of
(28:12)
SRAM.
Cypress JEDEC ID
(11:1)
00000110100
1
00000110100
1
00000110100
1
00000110100
1
Allows unique
identification of
SRAM vendor.
ID Register
Presence (0)
Indicates the
presence of an ID
register.
Scan Register Sizes
Register Name
Bit Size
Instruction
Bypass
3
1
ID
32
109
Boundary Scan
Instruction Codes
Instruction
EXTEST
Code
000
Description
Captures the input and output ring contents.
IDCODE
001
Loads the ID register with the vendor ID code and places the register between TDI and TDO.
This operation does not affect SRAM operation.
SAMPLE Z
010
Captures the input and output contents. Places the boundary scan register between TDI and
TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED
011
100
Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD
Captures the input and output contents. Places the boundary scan register between TDI and
TDO. Does not affect the SRAM operation.
RESERVED
RESERVED
BYPASS
101
110
111
Do Not Use: This instruction is reserved for future use.
Do Not Use: This instruction is reserved for future use.
Places the bypass register between TDI and TDO. This operation does not affect SRAM
operation.
Document Number: 001-56733 Rev. *E
Page 18 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Boundary Scan Order
Bit #
0
Bump ID
6R
Bit #
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
Bump ID
10G
9G
Bit #
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
Bump ID
6A
5B
5A
4A
5C
4B
3A
2A
1A
2B
3B
1C
1B
3D
3C
1D
2C
3E
2D
2E
1E
2F
Bit #
84
Bump ID
1J
1
6P
85
2J
2
6N
11F
11G
9F
86
3K
3
7P
87
3J
4
7N
88
2K
5
7R
10F
11E
10E
10D
9E
89
1K
6
8R
90
2L
7
8P
91
3L
8
9R
92
1M
1L
9
11P
10P
10N
9P
93
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
10C
11D
9C
94
3N
95
3M
1N
96
10M
11N
9M
9D
97
2M
3P
11B
11C
9B
98
99
2N
9N
100
101
102
103
104
105
106
107
108
2P
11L
11M
9L
10B
11A
10A
9A
1P
3R
4R
10L
11K
10K
9J
4P
8B
5P
7C
3F
5N
6C
1G
1F
5R
9K
8A
Internal
10J
11J
11H
7A
3G
2G
1H
7B
6B
Document Number: 001-56733 Rev. *E
Page 19 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
PLL Constraints
Power Up Sequence in QDR II SRAM
■ PLL uses K clock as its synchronizing input. The input must
QDR II SRAMs must be powered up and initialized in a
predefined manner to prevent undefined operations.
have low phase jitter, which is specified as tKC Var
.
■ The PLL functions at frequencies down to 120 MHz.
Power Up Sequence
■ If the input clock is unstable and the PLL is enabled, then the
PLL may lock onto an incorrect frequency, causing unstable
SRAM behavior. To avoid this, provide 20 s of stable clock to
relock to the desired clock frequency.
■ Apply power and drive DOFF either HIGH or LOW (All other
inputs can be HIGH or LOW).
❐ Apply VDD before VDDQ
.
❐ Apply VDDQ before VREF or at the same time as VREF
.
❐ Drive DOFF HIGH.
■ Provide stable DOFF (HIGH), power and clock (K, K) for 20 s
to lock the PLL.
Figure 3. Power Up Waveforms
K
K
Unstable Clock
> 20Ps Stable clock
Stable)
DDQ
Start Normal
Operation
/
V
Clock Start (Clock Starts after V
DD
Stable (< +/- 0.1V DC per 50ns )
/
/
V
VDDQ
V
VDD
DD
DDQ
Fix HIGH (or tie to V
)
DDQ
DOFF
Document Number: 001-56733 Rev. *E
Page 20 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Maximum Ratings
Neutron Soft Error Immunity
Exceeding maximum ratings may impair the useful life of the
device. These user guidelines are not tested.
Test
Conditions
Parameter Description
Typ Max* Unit
LSBU
Logical
Single-Bit
Upsets
25°C
197 216 FIT/
Mb
Storage Temperature ................................-65 C to +150 C
Ambient Temperature with Power Applied.-55 C to +125 C
Supply Voltage on VDD Relative to GND........ -0.5V to +2.9V
Supply Voltage on VDDQ Relative to GND....... -0.5V to +VDD
DC Applied to Outputs in High-Z .........-0.5V to VDDQ + 0.5V
DC Input Voltage[11]................................-0.5V to VDD + 0.5V
Current into Outputs (LOW)......................................... 20 mA
Static Discharge Voltage (MIL-STD-883, M. 3015).. > 2001V
Latch up Current.................................................... > 200 mA
LMBU
Logical
Multi-Bit
Upsets
25°C
85°C
0
0.01 FIT/
Mb
SEL
Single Event
Latch up
0
0.1
FIT/
Dev
* No LMBU or SEL events occurred during testing; this column represents a
2
statistical , 95% confidence limit calculation. For more details refer to Appli-
cation Note AN 54908 “Accelerated Neutron SER Testing and Calculation of
Terrestrial Failure Rates”
Operating Range
Ambient
[15]
[15]
Range
Commercial
Industrial
Temperature (TA)
0 C to +70 C
-40°C to +85°C
VDD
VDDQ
1.8 ± 0.1V
1.4V to
VDD
Electrical Characteristics
DC Electrical Characteristics
Over the Operating Range[12]
Parameter
VDD
Description
Power Supply Voltage
I/O Supply Voltage
Test Conditions
Min
1.7
Typ
1.8
1.5
Max
Unit
V
1.9
VDDQ
VOH
1.4
VDD
VDDQ/2 + 0.12
VDDQ/2 + 0.12
VDDQ
V
Output HIGH Voltage
Output LOW Voltage
Output HIGH Voltage
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Note 16
Note 17
VDDQ/2 – 0.12
VDDQ/2 – 0.12
VDDQ – 0.2
VSS
V
VOL
V
VOH(LOW)
VOL(LOW)
VIH
IOH =0.1 mA, Nominal Impedance
V
IOL = 0.1 mA, Nominal Impedance
0.2
V
VREF + 0.1
-0.3
VDDQ + 0.3
VREF – 0.1
5
V
VIL
V
IX
Input Leakage Current
GND VI VDDQ
5
A
A
V
IOZ
Output Leakage Current
GND VI VDDQ, Output Disabled
5
5
VREF
Input Reference Voltage[18] Typical Value = 0.75V
0.68
0.75
0.95
Notes
15. Power up: Assumes a linear ramp from 0V to V (min) within 200 ms. During this time V < V and V
V
.
DD
DD
IH
DD
DDQ
16. Output are impedance controlled. I = (V
/2)/(RQ/5) for values of 175 RQ 350.
OH
DDQ
17. Output are impedance controlled. I = (V
/2)/(RQ/5) for values of 175 RQ 350.
DDQ
OL
18. V
(min) = 0.68V or 0.46V
, whichever is larger, V
(max) = 0.95V or 0.54V
, whichever is smaller.
DDQ
REF
DDQ
REF
Document Number: 001-56733 Rev. *E
Page 21 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Electrical Characteristics (continued)
DC Electrical Characteristics
Over the Operating Range[12]
Parameter
Description
Test Conditions
333 MHz (x8)
Min
Typ
Max
790
790
810
990
730
730
750
910
640
640
650
790
540
540
550
660
480
480
490
580
Unit
[19]
IDD
VDD Operating Supply
VDD = Max,
OUT = 0 mA,
f = fMAX = 1/tCYC
mA
I
(x9)
(x18)
(x36)
300 MHz (x8)
(x9)
mA
mA
mA
mA
(x18)
(x36)
250 MHz (x8)
(x9)
(x18)
(x36)
200 MHz (x8)
(x9)
(x18)
(x36)
167 MHz (x8)
(x9)
(x18)
(x36)
Note
19. The operation current is calculated with 50% read cycle and 50% write cycle.
Document Number: 001-56733 Rev. *E
Page 22 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Electrical Characteristics (continued)
DC Electrical Characteristics
Over the Operating Range[12]
Parameter
Description
Test Conditions
Min
Typ
Max
290
290
290
290
280
280
280
280
270
270
270
270
250
250
250
250
250
250
250
250
Unit
ISB1
Automatic Power Down
Current
Max VDD
,
333 MHz (x8)
(x9)
mA
Both Ports Deselected,
VIN VIH or VIN VIL
f = fMAX = 1/tCYC
Inputs Static
,
(x18)
(x36)
300 MHz (x8)
(x9)
mA
mA
mA
mA
(x18)
(x36)
250 MHz (x8)
(x9)
(x18)
(x36)
200 MHz (x8)
(x9)
(x18)
(x36)
167 MHz (x8)
(x9)
(x18)
(x36)
AC Electrical Characteristics
Over the Operating Range[11]
Parameter
Description
Input HIGH Voltage
Input LOW Voltage
Test Conditions
Min
VREF + 0.2
–
Typ
–
Max
–
Unit
V
VIH
VIL
–
VREF – 0.2
V
Document Number: 001-56733 Rev. *E
Page 23 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Capacitance
Tested initially and after any design or process change that may affect these parameters.
Parameter
Description
Input Capacitance
Output Capacitance
Test Conditions
Max
4
Unit
pF
CIN
CO
TA = 25C, f = 1 MHz, VDD = 1.8V, VDDQ = 1.5V
4
pF
Thermal Resistance
Tested initially and after any design or process change that may affect these parameters.
165 FBGA
Package
Parameter
Description
Test Conditions
Unit
JA
Thermal Resistance
(Junction to Ambient)
Test conditions follow standard test methods and
procedures for measuring thermal impedance, in
accordance with EIA/JESD51.
13.7
°C/W
JC
Thermal Resistance
(Junction to Case)
3.73
°C/W
Figure 4. AC Test Loads and Waveforms
V
REF = 0.75V
0.75V
VREF
VREF
0.75V
R = 50
OUTPUT
[20]
ALL INPUT PULSES
1.25V
Z = 50
0
OUTPUT
DEVICE
UNDER
TEST
R = 50
L
0.75V
DEVICE
UNDER
0.25V
5 pF
VREF = 0.75V
SLEW RATE= 2 V/ns
ZQ
TEST
ZQ
RQ =
RQ =
250
250
INCLUDING
JIG AND
SCOPE
(b)
(a)
Note
20. Unless otherwise noted, test conditions are based on signal transition time of 2V/ns, timing reference levels of 0.75V, Vref = 0.75V, RQ = 250, V
= 1.5V, input
DDQ
pulse levels of 0.25V to 1.25V, and output loading of the specified I /I and load capacitance shown in (a) of AC Test Loads and Waveforms.
OL OH
Document Number: 001-56733 Rev. *E
Page 24 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Switching Characteristics
Over the Operating Range[20, 21]
333 MHz
300 MHz
250 MHz
200 MHz
167 MHz
Cypress Consortium
Parameter Parameter
Description
Unit
Min Max Min Max Min Max Min Max Min Max
tPOWER
tCYC
tKH
VDD(Typical) to the First Access[22]
K Clock and C Clock Cycle Time
Input Clock (K/K; C/C) HIGH
Input Clock (K/K; C/C) LOW
1
1
1
1
1
ms
ns
ns
ns
ns
tKHKH
tKHKL
tKLKH
tKHKH
3.0 8.4 3.3 8.4 4.0 8.4 5.0 8.4 6.0 8.4
1.20
1.20
–
–
–
1.32
1.32
1.49
–
–
–
1.6
1.6
1.8
–
–
–
2.0
2.0
2.2
–
–
–
2.4
2.4
2.7
–
–
–
tKL
tKHKH
K Clock Rise to K Clock Rise and C 1.35
to C Rise
(rising edge to rising edge)
tKHCH
tKHCH
K/K Clock Rise to C/C Clock Rise
(rising edge to rising edge)
0
1.30
0
1.45
0
1.8
0
2.2
0
2.7
ns
Setup Times
tSA tAVKH
tSC
Address Setup to K Clock Rise
0.3
0.3
–
–
0.3
0.3
–
–
0.35
0.35
–
–
0.4
0.4
–
–
0.5
0.5
–
–
ns
ns
tIVKH
tIVKH
tDVKH
Control Setup to K Clock Rise
(RPS, WPS)
tSCDDR
DDR Control Setup to Clock (K/K) 0.3
Rise (BWS0, BWS1, BWS2, BWS3)
–
–
0.3
0.3
–
–
0.35
0.35
–
–
0.4
0.4
–
–
0.5
0.5
–
–
ns
ns
tSD
Hold Times
tHA tKHAX
tHC
D[X:0] Setup to Clock (K/K) Rise
0.3
Address Hold after K Clock Rise
0.3
0.3
–
–
0.3
0.3
–
–
0.35
0.35
–
–
0.4
0.4
–
–
0.5
0.5
–
–
ns
ns
tKHIX
tKHIX
tKHDX
Control Hold after K Clock Rise
(RPS, WPS)
tHCDDR
tHD
DDR Control Hold after Clock (K/K) 0.3
Rise (BWS0, BWS1, BWS2, BWS3)
–
–
0.3
0.3
–
–
0.35
0.35
–
–
0.4
0.4
–
–
0.5
0.5
–
–
ns
ns
D[X:0] Hold after Clock (K/K) Rise
0.3
Notes
21. When a part with a maximum frequency above 167 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is
operated and outputs data with the output timings of that frequency range.
22. This part has a voltage regulator internally; t
is the time that the power must be supplied above V minimum initially before initiating a read or write operation.
DD
POWER
Document Number: 001-56733 Rev. *E
Page 25 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Switching Characteristics (continued)
Over the Operating Range[20, 21]
333 MHz
300 MHz
250 MHz
200 MHz
167 MHz
Cypress Consortium
Description
Unit
Parameter Parameter
Min Max Min Max Min Max Min Max Min Max
Output Times
tCO
tCHQV
–
0.45
–
–
0.45
–
–
0.45
–
–
0.45
–
–
0.50 ns
ns
C/C Clock Rise (or K/K in single
clock mode) to Data Valid
tDOH
tCHQX
-0.45
-0.45
-0.45
-0.45
-0.50
–
Data Output Hold after Output C/C
Clock Rise (Active to Active)
tCCQO
tCQOH
tCHCQV
tCHCQX
–
0.45
–
–
0.45
–
–
0.45
–
–
0.45
–
–
0.50 ns
ns
C/C Clock Rise to Echo Clock Valid
-0.45
-0.45
-0.45
-0.45
-0.50
–
Echo Clock Hold after C/C Clock
Rise
tCQD
tCQHQV
tCQHQX
tCQHCQL
Echo Clock High to Data Valid
Echo Clock High to Data Invalid
Output Clock (CQ/CQ) HIGH[23]
0.25
0.27
–
0.30
–
0.35
–
0.40 ns
tCQDOH
tCQH
-0.25
1.25
1.25
–
–
–
-0.27
1.40
1.40
–
–
–
-0.30
1.75
1.75
–
–
–
-0.35
2.25
2.25
–
–
–
-0.40
2.75
2.75
–
–
–
ns
ns
ns
tCQHCQH tCQHCQH
CQ Clock Rise to CQ Clock Rise
(rising edge to rising edge)[23]
tCHZ
tCLZ
tCHQZ
Clock (C/C) Rise to High-Z
(Active to High-Z)[24, 25]
–
0.45
–
–
0.45
–
–
0.45
–
–
0.45
–
–
0.50 ns
ns
tCHQX1
Clock (C/C) Rise to Low-Z[24, 25]
-0.45
-0.45
-0.45
-0.45
-0.50
–
PLL Timing
tKC Var tKC Var
tKC lock tKC lock
Clock Phase Jitter
–
0.20
–
–
0.20
–
–
0.20
–
–
0.20
–
–
0.20 ns
PLL Lock Time (K, C)
K Static to PLL Reset
20
30
20
30
20
30
20
30
20
30
–
s
tKC Reset tKC Reset
ns
Notes
23. These parameters are extrapolated from the input timing parameters (t
/2 - 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by
CYC
design and are not tested in production.
24. t
, t
, are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured 100 mV from steady state voltage.
CHZ CLZ
25. At any voltage and temperature t
is less than t
and t
less than t
.
CHZ
CLZ
CHZ
CO
Document Number: 001-56733 Rev. *E
Page 26 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Switching Waveforms
Figure 5. Read/Write/Deselect Sequence[26, 27, 28]
READ
WRITE
2
READ
3
WRITE
4
WRITE
6
WRITE
8
NOP
9
READ
NOP
7
1
5
10
K
t
t
KHKH
t
t
CYC
KH
KL
K
RPS
t
t
SC
HC
WPS
A
A2
A3
A4
A0
A1
A5
A6
t
t
t
t
SA HA
SA HA
D
Q
D31
t
D10
D11
D30
D50
D51
D60
D61
t
t
t
SD
HD
SD
HD
Q20
CQDOH
Q00
Q01
DOH
Q21
Q40
Q41
t
t
CLZ
t
t
CHZ
t
KHCH
t
t
KL
t
CO
CQD
t
C
C
KH
t
t
KHKH
CYC
t
KHCH
t
CCQO
t
CQOH
t
CQ
CQ
t
t
CCQO
CQHCQH
CQH
t
CQOH
DON’T CARE
UNDEFINED
Notes
26. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0+1.
27. Outputs are disabled (High-Z) one clock cycle after a NOP.
28. In this example, if address A0 = A1, then data Q00 = D10 and Q01 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.
Document Number: 001-56733 Rev. *E
Page 27 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Ordering Information
The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local
sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at
http://www.cypress.com/products
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives and distributors. To find the office
closest to you, visit us at http://www.cypress.com/go/datasheet/offices.
Table 2. Ordering Information
Speed
(MHz)
Package
Diagram
Operating
Range
Ordering Code
Package Type
300 CY7C14121KV18-300BZXC
CY7C14141KV18-300BZXC
51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free Commercial
250 CY7C14251KV18-250BZI
51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)
Industrial
Ordering Code Definitions
CY 7C 14XXX K V18 - XXX XXX
X
Temperature Range: X = C or I
C = Commercial; I = Industrial
Package Type: XXX = BZX or BZ
BZX = 165-ball FPBGA (Pb-free)
BZ = 165-ball FPBGA
Frequency Range: XXX = 300 MHz or 250 MHz
Voltage: 1.8 V
65 nm Die Revision
Part Identifier: 14XXX = 14121 or 14141 or 14251
Marketing Code: 7C = SRAM
Company ID: CY = Cypress
Document Number: 001-56733 Rev. *E
Page 28 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Package Diagram
Figure 6. 165-Ball FBGA (13 x 15 x 1.4 mm), 51-85180
TOP VIEW
BOTTOM VIEW
PIN 1 CORNER
PIN 1 CORNER
Ø0.08
Ø0.25
Ø0.50
M
C
C
1
2
3
4
5
6
7
8
9
10
11
M
A B
A
B
-0.06
+0.14
(165X)
2
11 10
9
8
7
6
5
4
3
1
C
D
A
B
E
C
D
F
G
E
H
J
F
G
K
H
J
L
M
K
N
P
R
L
M
N
P
R
A
A
1.00
5.00
B
13.00 0.10
10.00
B
13.00 0.10
0.15(4X)
NOTES :
SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD)
PACKAGE WEIGHT : 0.475g
JEDEC REFERENCE : MO-216 / ISSUE E
PACKAGE CODE : BB0AC
SEATING PLANE
C
51-85180-*C
Document Number: 001-56733 Rev. *E
Page 29 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Document History Page
Document Title: CY7C14101KV18/CY7C14251KV18/CY7C14121KV18/CY7C14141KV18, 36-Mbit QDR® II SRAM 2-Word
Burst Architecture
Document Number: 001-56733
Orig. of
Change
Submission
Date
Rev. ECN No.
Description of Change
**
2773494 VKN/PYRS 10/01/2009 New Data Sheet
*A
2797196 VKN/AESA 11/03/09 Included CY7C14251KV18-250BZC and CY7C14251KV18-250BZI part in the
Ordering Information table
*B
*C
2868256
2884865
VKN
VKN
01/28/2010 Included “CY7C14121KV18-300BZXC”, and “CY7C14141KV18-250BZXC” part in
the Ordering Information table.
02/26/2010 Changed tSA/tSC from 0.6 ns to 0.4 ns for 200 MHz, from 0.5 ns to 0.35 ns for 250
MHz, and from 0.4 ns to 0.3 ns for 333 MHz and 300 MHz
*D
*E
2888769
3160521
NJY
NJY
03/08/2010 Post to external web
02/02/2011 Updated Ordering Information and added Ordering Code Definitions.
Document Number: 001-56733 Rev. *E
Page 30 of 31
[+] Feedback
CY7C14101KV18, CY7C14251KV18
CY7C14121KV18, CY7C14141KV18
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.
Products
Automotive
cypress.com/go/automotive
cypress.com/go/clocks
cypress.com/go/interface
cypress.com/go/powerpsoc
cypress.com/go/plc
PSoC Solutions
Clocks & Buffers
Interface
psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5
Lighting & Power Control
Memory
cypress.com/go/memory
cypress.com/go/image
cypress.com/go/psoc
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF
cypress.com/go/touch
cypress.com/go/USB
cypress.com/go/wireless
© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of
any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for
medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as
critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems
application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),
United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without
the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not
assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer
assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Use may be limited by and subject to the applicable Cypress software license agreement.
Document Number: 001-56733 Rev. *E
Revised February 02, 2011
Page 31 of 31
QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All product and company names mentioned in this document
are the trademarks of their respective holders.
[+] Feedback
相关型号：
©2020 ICPDF网 联系我们和版权申明