CY8C21334-12PVXE_技术文档

CY8C21334, CY8C21534

Automotive – Extended Temperature

PSoC^®Programmable System-on-Chip™

❐ Pull-up, pull-down, high Z, strong, or open drain drive modes

on all GPIOs

Features

■ Automotive Electronics Council (AEC) Q100 qualified

■ Powerful Harvard-architecture processor

❐ M8C processor speeds up to 12 MHz

❐ Low power at high speed

❐ Operating voltage: 4.75 V to 5.25 V

❐ Automotive temperature range: –40 °C to +125 °C

■ Advanced peripherals (PSoC^®blocks)

❐ Four analog Type E PSoC blocks provide:

• Two comparators with digital-to-analog converter (DAC)

references

• Up to 10-bit single or dual, 24 channel analog-to-digital

converters (ADC)

❐ Analog input on all GPIOs

❐ Configurable interrupt on all GPIOs

■ Versatile analog mux

❐ Common internal analog bus

❐ Simultaneous connection of I/O combinations

■ Additional system resources

❐ Inter-Integrated Circuit (I²C™) master, slave, or multi-master

operation up to 400 kHz

❐ Watchdog and sleep timers

❐ User-configurable low-voltage detection (LVD)

❐ Integrated supervisory circuit

❐ On-chip precision voltage reference

❐ Four digital PSoC blocks provide:

• 8- to 32-bit timers, counters, and pulse width modulators

(PWMs)

Logic Block Diagram

• Cyclical redundancy check (CRC) and pseudo-random

sequence (PRS) modules

• Full- or half-duplex UART

• SPI master or slave

• Connectable to all general purpose I/O (GPIO) pins

❐ Complex peripherals by combining blocks

• Capacitive sensing application capability

■ Flexible on-chip memory

❐ 8 KB flash program storage

❐ 512 bytes SRAM data storage

❐ In-system serial programming (ISSP)

❐ Partial flash updates

❐ Flexible protection modes

❐ EEPROM emulation in flash

■ Complete development tools

❐ Free development software (PSoC Designer™)

❐ Full-featured in-circuit emulator (ICE) and programmer

❐ Full-speed emulation

❐ Complex breakpoint structure

❐ 128 KB trace memory

■ Precision, programmable clocking

❐ Internal 24 MHz oscillator

❐ Internal low-speed, low-power oscillator for Watchdog and

Sleep functionality

❐ Optional external oscillator, up to 24 MHz

■ Programmable pin configurations

❐ 25 mA sink, 10 mA drive on all GPIOs

Cypress Semiconductor Corporation

Document Number:38-12038 Rev. *J

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised February 14, 2013

CY8C21334, CY8C21534

Contents

PSoC Functional Overview ..............................................3

The PSoC Core ...........................................................3

The Digital System ......................................................3

The Analog System .....................................................4

Additional System Resources .....................................4

PSoC Device Characteristics ......................................5

Getting Started ..................................................................5

Application Notes ........................................................5

Development Kits ........................................................5

Training .......................................................................5

CYPros Consultants ....................................................5

Solutions Library ..........................................................5

Technical Support .......................................................5

Development Tools ..........................................................6

PSoC Designer Software Subsystems ........................6

Designing with PSoC Designer .......................................7

Select Components .....................................................7

Configure Components ...............................................7

Organize and Connect ................................................7

Generate, Verify, and Debug .......................................7

Pinouts ..............................................................................8

20-pin Part Pinout ........................................................8

28-pin Part Pinout ........................................................9

Registers .........................................................................10

Register Conventions ................................................10

Register Mapping Tables ..........................................10

Electrical Specifications ................................................13

Absolute Maximum Ratings .......................................14

Operating Temperature .............................................14

DC Electrical Characteristics .....................................15

AC Electrical Characteristics .....................................18

Packaging Information ...................................................23

Thermal Impedances ................................................24

Solder Reflow Specifications .....................................24

Tape and Reel Information ........................................25

Development Tool Selection .........................................27

Software ....................................................................27

Development Kits ......................................................27

Evaluation Tools ........................................................27

Device Programmers .................................................28

Accessories (Emulation and Programming) ..............28

Ordering Information ......................................................29

Ordering Code Definitions .........................................29

Acronyms ........................................................................30

Reference Documents ....................................................30

Document Conventions .................................................31

Units of Measure .......................................................31

Numeric Conventions ....................................................31

Glossary ..........................................................................31

Document History Page .................................................36

Sales, Solutions, and Legal Information ......................38

Worldwide Sales and Design Support .......................38

Products ....................................................................38

PSoC Solutions .........................................................38

Document Number:38-12038 Rev. *J

Page 2 of 38

CY8C21334, CY8C21534

which are called user modules. Digital peripheral configurations

include those listed.

PSoC Functional Overview

The PSoC family consists of many devices with on-chip

controllers. These devices are designed to replace multiple

■ PWMs (8- to 32-bit)

traditional

microcontroller

unit

(MCU)-based

system

■ PWMs with dead band (8- to 24-bit)

■ Counters (8- to 32-bit)

components with one, low-cost single-chip programmable

component. A PSoC device includes configurable blocks of

analog and digital logic, and programmable interconnect. This

architecture makes it possible for you to create customized

peripheral configurations, to match the requirements of each

individual application. Additionally, a fast central processing unit

(CPU), flash program memory, SRAM data memory, and

configurable I/O are included in a range of convenient pinouts.

■ Timers (8- to 32-bit)

■ Full or half-duplex 8-bit UART with selectable parity

■ SPI master and slave

■ I²C master, slave, or multi-master (implemented in a dedicated

I²C block)

The PSoC architecture, as illustrated in the Logic Block Diagram

on page 1, comprises of four main areas: the core, the system

resources, the digital system, and the analog system. Configu-

rable global bus resources allow all the device resources to be

combined into a complete custom system. Each CY8C21x34

PSoC device includes four digital blocks and four analog blocks.

Depending on the PSoC package, up to 24 GPIOs are also

included. The GPIOs provide access to the global digital and

analog interconnects.

■ Cyclical redundancy checker/generator (16-bit)

■ Infrared Data Association (IrDA)

■ PRS generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a

series of global buses that can route any signal to any pin. The

buses also allow for signal multiplexing and for performing logic

operations. This configurability frees your designs from the

constraints of a fixed peripheral controller.

The PSoC Core

The PSoC core is a powerful engine that supports a rich

instruction set. It encompasses SRAM for data storage, an

interrupt controller, sleep, and watchdog timers, and an internal

main oscillator (IMO) and internal low-speed oscillator (ILO). The

CPU core, called the M8C, is a powerful processor with speeds

up to 12 MHz. The M8C is a two-million instructions per second

(MIPS) 8-bit Harvard-architecture microprocessor.

Figure 1. Digital System Block Diagram

Port 3

Port 1

Port 2

Port 0

Digital Clocks

From Core

To Analog

System

To System Bus

System resources provide additional capability, such as digital

clocks for increased flexibility, I²C functionality for implementing

an I²C master, slave, or multi-master, an internal voltage

reference that provides an absolute value of 1.3 V to a number

of PSoC subsystems, and various system resets supported by

the M8C.

DIGITAL SYSTEM

Digital PSoC Block Array

Row 0

4

The digital system is composed of an array of digital PSoC

blocks, which can be configured into any number of digital

peripherals. The digital blocks can be connected to the GPIO

through a series of global buses that can route any signal to any

pin. This frees designs from the constraints of a fixed peripheral

controller.

DBB00

DBB01

DCB02

DCB03

4

8

The analog system is composed of four analog PSoC blocks,

supporting comparators and analog-to-digital conversion with up

to 10 bits of precision.

GIE[7:0]

GIO[7:0]

GOE[7:0]

GOO[7:0]

Global Digital

Interconnect

The Digital System

Digital blocks are provided in rows of four, where the number of

blocks varies by PSoC device family. This allows you the

optimum choice of system resources for your application. Family

resources are shown in Table 1 on page 5.

The digital system is composed of four digital PSoC blocks. Each

block is an 8-bit resource that can be used alone or combined

with other blocks to form 8-, 16-, 24-, and 32-bit peripherals,

Document Number:38-12038 Rev. *J

Page 3 of 38

CY8C21334, CY8C21534

The Analog Multiplexer System

The Analog System

The analog mux bus can connect to every GPIO pin. Pins can

be connected to the bus individually or in any combination. The

bus also connects to the analog system for analysis with

comparators and ADCs. An additional 8:1 analog input

multiplexer provides a second path to bring Port 0 pins to the

analog array.

The analog system is composed of four configurable blocks,

allowing the creation of complex analog signal flows. Analog

peripherals are very flexible and can be customized to support

specific application requirements. Some of the common PSoC

analog functions for this device (most available as user modules)

are listed.

Switch-control logic enables selected pins to precharge

continuously under hardware control. This enables capacitive

measurement for applications such as touch sensing. Other

multiplexer applications include:

■ ADCs (single or dual, with up to 10-bit resolution)

■ Pin-to-pin comparator

■ Single-ended comparators (up to two) with absolute (1.3 V)

reference or 8-bit DAC reference

■ Track pad, finger sensing.

■ 1.3 V reference (as a system resource)

■ Chip-wide mux that allows analog input from any I/O pin.

■ Crosspoint connection between any I/O pin combination.

In most PSoC devices, analog blocks are provided in columns of

three, which includes one continuous time (CT) and two switched

capacitor (SC) blocks. The CY8C21x34 devices provide limited

functionality type ‘E’ analog blocks. Each column contains one

CT type ‘E’ block and one SC type ‘E’ block. Refer to the PSoC

Programmable System-on-Chip Technical Reference Manual for

detailed information on the CY8C21x34’s type ‘E’ analog blocks.

Additional System Resources

System resources, some of which have been previously listed,

provide additional capability useful for complete systems. Brief

statements describing the merits of each system resource are

presented.

Figure 2. Analog System Block Diagram

From Port 0

■ Digital clock dividers provide three customizable clock

frequencies for use in applications. The clocks can be routed

to both the digital and analog systems. Additional clocks can

be generated using digital PSoC blocks as clock dividers.

■ The I²C module provides communication up to 400 kHz over

two wires. Slave, master, and multi-master modes are all

supported.

Array Input

Configuration

■ LVD interrupts can signal the application of falling voltage

levels, while the advanced power-on reset (POR) circuit

eliminates the need for a system supervisor.

ACI0[1:0]

ACI1[1:0]

All IO

■ An internal 1.3-V voltage reference provides an absolute

reference for the analog system, including ADCs and DACs.

ACOL1MUX

■ Versatile analog multiplexer system

Analog Mux Bus

Array

ACE00

ASE10

ACE01

ASE11

Document Number:38-12038 Rev. *J

Page 4 of 38

CY8C21334, CY8C21534

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have a varying number of digital and analog

blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet

is highlighted in Table 1.

Table 1. PSoC Device Characteristics

PSoC Part

Number

Digital

I/O

Digital

Rows

Digital

Blocks

Analog

Inputs

Analog

SRAM

Size

Flash

Size

Outputs Columns Blocks

[1]

CY8C29x66

CY8C28xxx

up to 64

up to 44

4

16

up to 12

up to 44

4

12

2 K

1 K

32 K

16 K

up to 3

up to 12

up to 4

up to 6

up to

12 + 4

[2]

CY8C27x43

up to 44

up to 56

up to 24

up to 26

up to 38

up to 24

up to 28

up to 16

up to 28

up to 36

2

1

2

1

0

8

4

8

4

0

up to 12

up to 48

up to 12

up to 38

up to 24

up to 28

4

2

0

4

2

4

2

0

12

6

256

1 K

16 K

4 K

[1]

CY8C24x94

[1]

CY8C24x23A

6

256

CY8C23x33

4

256

8 K

[1]

[2]

CY8C22x45

CY8C21x45

CY8C21x34

6

1 K

16 K

8 K

[1]

[2]

6

512

[2]

4

512

8 K

[2]

CY8C21x23

up to

8

4

256

4 K

[1]

[2,3]

CY8C20x34

CY8C20xx6

up to 28

up to 36

3

512

8 K

[2,3]

3

up to 2 K

up to 32 K

Getting Started

For in-depth information, along with detailed programming

CYPros Consultants

details, see the PSoC^®Technical Reference Manual.

Certified PSoC consultants offer everything from technical

assistance to completed PSoC designs. To contact or become a

PSoC consultant go to the CYPros Consultants web site.

For up-to-date ordering, packaging, and electrical specification

information, see the latest PSoC device datasheets on the web.

Application Notes

Solutions Library

Cypress application notes are an excellent introduction to the

wide variety of possible PSoC designs.

Visit our growing library of solution focused designs. Here you

can find various application designs that include firmware and

hardware design files that enable you to complete your designs

quickly.

Development Kits

PSoC Development Kits are available online from and through a

growing number of regional and global distributors, which

include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and

Newark.

Technical Support

Technical support – including a searchable Knowledge Base

articles and technical forums – is also available online. If you

cannot find an answer to your question, call our Technical

Support hotline at 1-800-541-4736.

Training

Free PSoC technical training (on demand, webinars, and

workshops), which is available online via www.cypress.com,

covers a wide variety of topics and skill levels to assist you in

your designs.

Notes

1. Automotive qualified devices available in this group.

2. Limited analog functionality.

®

3. Two analog blocks and one CapSense block.

Document Number:38-12038 Rev. *J

Page 5 of 38

CY8C21334, CY8C21534

Development Tools

PSoC Designer™ is the revolutionary integrated design

Code Generation Tools

environment (IDE) that you can use to customize PSoC to meet

your specific application requirements. PSoC Designer software

accelerates system design and time to market. Develop your

applications using a library of precharacterized analog and digital

peripherals (called user modules) in a drag-and-drop design

environment. Then, customize your design by leveraging the

dynamically generated application programming interface (API)

libraries of code. Finally, debug and test your designs with the

integrated debug environment, including in-circuit emulation and

standard software debug features. PSoC Designer includes:

The code generation tools work seamlessly within the

PSoC Designer interface and have been tested with a full range

of debugging tools. You can develop your design in C, assembly,

or a combination of the two.

Assemblers. The assemblers allow you to merge assembly

code seamlessly with C code. Link libraries automatically use

absolute addressing or are compiled in relative mode, and are

linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available

that support the PSoC family of devices. The products allow you

to create complete C programs for the PSoC family devices. The

optimizing C compilers provide all of the features of C, tailored

to the PSoC architecture. They come complete with embedded

libraries providing port and bus operations, standard keypad and

display support, and extended math functionality.

■ Application editor graphical user interface (GUI) for device and

user module configuration and dynamic reconfiguration

■ Extensive user module catalog

■ Integrated source-code editor (C and assembly)

■ Free C compiler with no size restrictions or time limits

■ Built-in debugger

Debugger

PSoC Designer has a debug environment that provides

hardware in-circuit emulation, allowing you to test the program in

a physical system while providing an internal view of the PSoC

device. Debugger commands allow you to read and program and

read and write data memory, and read and write I/O registers.

You can read and write CPU registers, set and clear breakpoints,

and provide program run, halt, and step control. The debugger

also allows you to create a trace buffer of registers and memory

locations of interest.

■ In-circuit emulation

■ Built-in support for communication interfaces:

❐ Hardware and software I²C slaves and masters

❐ Full-speed USB 2.0

❐ Up to four full-duplex universal asynchronous

receiver/transmitters (UARTs), SPI master and slave, and

wireless

PSoC Designer supports the entire library of PSoC 1 devices and

runs on Windows XP, Windows Vista, and Windows 7.

Online Help System

The online help system displays online, context-sensitive help.

Designed for procedural and quick reference, each functional

subsystem has its own context-sensitive help. This system also

provides tutorials and links to FAQs and an online support Forum

to aid the designer.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then

select different onboard analog and digital components that use

the PSoC blocks, which are called user modules. Examples of

user modules are ADCs, DACs, amplifiers, and filters. Configure

the user modules for your chosen application and connect them

to each other and to the proper pins. Then generate your project.

This prepopulates your project with APIs and libraries that you

can use to program your application.

In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is

available for development support. This hardware can program

single devices.

The emulator consists of a base unit that connects to the PC

using a USB port. The base unit is universal and operates with

all PSoC devices. Emulation pods for each device family are

available separately. The emulation pod takes the place of the

PSoC device in the target board and performs full-speed

(24 MHz) operation.

The tool also supports easy development of multiple

configurations and dynamic reconfiguration. Dynamic

reconfiguration makes it possible to change configurations at run

time. In essence, this allows you to use more than 100 percent

of PSoC's resources for an application.

Document Number:38-12038 Rev. *J

Page 6 of 38

CY8C21334, CY8C21534

Designing with PSoC Designer

The development process for the PSoC device differs from that

of a traditional fixed function microprocessor. The configurable

analog and digital hardware blocks give the PSoC architecture a

unique flexibility that pays dividends in managing specification

change during development and by lowering inventory costs.

These configurable resources, called PSoC Blocks, have the

ability to implement a wide variety of user-selectable functions.

provide performance specifications. Each datasheet describes

the use of each user module parameter, and other information

you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user

modules to each other and the I/O pins. You perform the

selection, configuration, and routing so that you have complete

control over all on-chip resources.

The PSoC development process can be summarized in the

following four steps:

1. Select User Modules

Generate, Verify, and Debug

2. Configure User Modules

3. Organize and Connect

4. Generate, Verify, and Debug

When you are ready to test the hardware configuration or move

on to developing code for the project, you perform the "Generate

Configuration Files" step. This causes PSoC Designer to

generate source code that automatically configures the device to

your specification and provides the software for the system. The

generated code provides application programming interfaces

(APIs) with high-level functions to control and respond to

hardware events at run time and interrupt service routines that

you can adapt as needed.

Select Components

PSoC Designer provides a library of pre-built, pre-tested

hardware peripheral components called "user modules." User

modules make selecting and implementing peripheral devices,

both analog and digital, simple.

A complete code development environment allows you to

develop and customize your applications in C, assembly

language, or both.

Configure Components

Each of the User Modules you select establishes the basic

register settings that implement the selected function. They also

provide parameters and properties that allow you to tailor their

precise configuration to your particular application. For example,

a PWM User Module configures one or more

The last step in the development process takes place inside

PSoC Designer's Debugger (access by clicking the Connect

icon). PSoC Designer downloads the HEX image to the ICE

where it runs at full speed. PSoC Designer debugging capabil-

ities rival those of systems costing many times more. In addition

digital PSoC blocks, one for each 8 bits of resolution. The user

module parameters permit you to establish the pulse width and

duty cycle. Configure the parameters and properties to corre-

spond to your chosen application. Enter values directly or by

selecting values from drop-down menus. All the user modules

are documented in datasheets that may be viewed directly in

PSoC Designer or on the Cypress website. These user module

datasheets explain the internal operation of the User Module and

to traditional single-step, run-to-breakpoint and watch-variable

features, the debug interface provides a large trace buffer and

allows you to define complex breakpoint events that include

monitoring address and data bus values, memory locations and

external signals.

Document Number:38-12038 Rev. *J

Page 7 of 38

CY8C21334, CY8C21534

Pinouts

The automotive CY8C21x34 PSoC device is available in a variety of packages which are listed and illustrated in the following tables.

Every port pin (labeled with a “P”) is capable of digital I/O and connection to the common analog bus. However, V_SS, V_DD, and XRES

are not capable of digital I/O.

20-pin Part Pinout

Table 2. 20-pin Part Pinout (SSOP)

Type

Figure 3. CY8C21334 20-Pin PSoC Device

No.

Name

Description

Analog column mux input

Digital Analog

AI, M, P0[7]

AI, M, P0[5]

1

2

3

4

5

6

7

8

9

20 V_DD

1

2

I/O

I, M P0[7]

I, M P0[5]

19 P0[6], M, AI

18 P0[4], M, AI

17 P0[2], M, AI

16 P0[0], M, AI

15 XRES

Analog column mux input

AI, M, P0[3]

3

I, M P0[3]

I, M P0[1]

Analog column mux input, C_MODcapacitor pin

Ground connection

I²C serial clock (SCL)

I²C serial data (SDA)

AI, M, P0[1]

4

V_SS

SSOP

5

Power

V_SS

I2C SCL, M, P1[7]

I2C SDA, M, P1[5]

M, P1[3]

6

I/O

M

P1[7]

P1[5]

P1[3]

P1[1]

V_SS

14 P1[6], M

13 P1[4], M, EXTCLK

12 P1[2], M

7

I2C SCL, M, P1[1]

8

V_SS10

11 P1[0], M, I2C SDA

9

I²C serial clock (SCL), ISSP-SCLK^[4]

Ground connection

I²C serial data (SDA), ISSP-SDATA^[4]

10

11

12

13

14

15

Power

I/O

M

P1[0]

P1[2]

P1[4]

P1[6]

Optional external clock (EXTCLK) input

Input

XRES Active high external reset with internal

pull-down

16

17

18

19

20

I/O

I, M P0[0]

I, M P0[2]

I, M P0[4]

I, M P0[6]

Analog column mux input

Supply voltage

Power

V_DD

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

Note

4. These are the ISSP pins, which are not high Z when coming out of POR. See the PSoC Technical Reference Manual for details.

Document Number:38-12038 Rev. *J

Page 8 of 38

CY8C21334, CY8C21534

28-pin Part Pinout

Table 3. 28-pin Part Pinout (SSOP)

Type

Figure 4. CY8C21534 28-pin PSoC Device

No.

Name

Description

Digital Analog

1

2

I/O

I, M

M

P0[7] Analog column mux input

AI, M, P0[7]

AI, M, P0[5]

AI, M, P0[3]

AI, M, P0[1]

M, P2[7]

1

2

3

4

5

6

7

8

9

28 V_DD

P0[5] Analog column mux input

27 P0[6], M, AI

26 P0[4], M, AI

25 P0[2], M, AI

24 P0[0], M, AI

23 P2[6], M

3

P0[3] Analog column mux input, C_MODcapacitor pin

4

P0[1] Analog column mux input, C_MODcapacitor pin

5

P2[7]

M, P2[5]

6

M

P2[5]

M, P2[3]

22 P2[4], M

7

M

P2[3]

SSOP

M, P2[1]

21 P2[2], M

8

M

P2[1]

V_SS

20 P2[0], M

9

Power

V_SSGround connection

P1[7] I²C serial clock (SCL)

P1[5] I²C serial data (SDA)

P1[3]

P1[1] I²C serial clock (SCL), ISSP-SCLK^[5]

V_SSGround connection

P1[0] I²C serial data (SDA), ISSP-SDATA^[5]

P1[2]

I2C SCL, M, P1[7] 10

I2C SDA, M, P1[5] 11

M, P1[3] 12

19 XRES

10

11

12

13

14

15

16

17

18

19

I/O

M

18 P1[6], M

17 P1[4], M, EXTCLK

16 P1[2], M

I2C SCL, M, P1[1] 13

V_SS14

15 P1[0], M, I2C SDA

Power

I/O

M

P1[4] Optional external clock (EXTCLK) input

P1[6]

Input

XRES Active high external reset with internal

pull-down

20

21

22

23

24

25

26

27

28

I/O

M

P2[0]

P2[2]

M

P2[4]

M

P2[6]

I, M

P0[0] Analog column mux input

P0[2] Analog column mux input

P0[4] Analog column mux input

P0[6] Analog column mux input

V_DDSupply voltage

Power

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

Note

5. These are the ISSP pins, which are not high Z when coming out of POR. See the PSoC Technical Reference Manual for details.

Document Number:38-12038 Rev. *J

Page 9 of 38

CY8C21334, CY8C21534

Registers

Register Conventions

Register Mapping Tables

This section lists the registers of the automotive CY8C21x34

PSoC device. For detailed register information, reference the

PSoC Technical Reference Manual.

The PSoC device has a total register address space of 512

bytes. The register space is referred to as I/O space and is

divided into two banks. The XIO bit in the Flag register (CPU_F)

determines which bank the user is currently in. When the XIO bit

is set the user is in Bank 1.

The register conventions specific to this section are listed in

Table 4.

Note In the following register mapping tables, blank fields are

Reserved and must not be accessed.

Table 4. Register Conventions

Convention

Description

Read register or bit(s)

R

W

L

Write register or bit(s)

Logical register or bit(s)

Clearable register or bit(s)

Access is bit specific

C

#

Document Number:38-12038 Rev. *J

Page 10 of 38

CY8C21334, CY8C21534

Table 5. Register Map 0 Table: User Space

Name

Addr (0,Hex) Access

Name

Addr (0,Hex) Access

Name

Addr (0,Hex) Access

Name

Addr (0,Hex) Access

PRT0DR

PRT0IE

00

01

02

03

04

05

06

07

08

09

0A

0B

0C

0D

0E

0F

10

11

RW

40

41

42

43

44

45

46

47

48

49

4A

4B

4C

4D

4E

4F

50

51

52

53

54

55

56

57

58

59

5A

5B

5C

5D

5E

5F

60

61

62

63

64

65

66

67

68

69

6A

6B

6C

6D

6E

6F

70

71

72

73

74

75

76

77

78

79

7A

7B

7C

7D

7E

7F

ASE10CR0

80

81

82

83

84

85

86

87

88

89

8A

8B

8C

8D

8E

8F

90

91

92

93

94

95

96

97

98

99

9A

9B

9C

9D

9E

9F

A0

A1

A2

A3

A4

A5

A6

A7

A8

A9

AA

AB

AC

AD

AE

AF

B0

B1

B2

B3

B4

B5

B6

B7

B8

B9

BA

BB

BC

BD

BE

BF

RW

C0

C1

C2

C3

C4

C5

C6

C7

C8

C9

CA

CB

CC

CD

CE

CF

PRT0GS

PRT0DM2

PRT1DR

PRT1IE

PRT1GS

PRT1DM2

PRT2DR

PRT2IE

ASE11CR0

RW

PRT2GS

PRT2DM2

CUR_PP

STK_PP

D0

D1

D2

D3

D4

D5

D6

D7

D8

D9

DA

DB

DC

DD

DE

DF

E0

E1

E2

E3

E4

E5

E6

E7

E8

E9

EA

EB

EC

ED

EE

EF

F0

F1

F2

F3

F4

F5

F6

F7

F8

F9

FA

FB

FC

FD

FE

FF

RW

12

13

14

15

16

17

18

19

1A

1B

1C

1D

1E

1F

20

21

22

23

24

25

26

27

28

29

2A

2B

2C

2D

2E

2F

30

31

32

33

34

35

36

37

38

39

3A

3B

3C

3D

3E

3F

IDX_PP

RW

#

RW

#

RW

MVR_PP

MVW_PP

I2C_CFG

I2C_SCR

I2C_DR

I2C_MSCR

INT_CLR0

INT_CLR1

INT_CLR3

INT_MSK3

RW

DBB00DR0

DBB00DR1

DBB00DR2

DBB00CR0

DBB01DR0

DBB01DR1

DBB01DR2

DBB01CR0

DCB02DR0

DCB02DR1

DCB02DR2

DCB02CR0

DCB03DR0

DCB03DR1

DCB03DR2

DCB03CR0

#

W

RW

#

AMX_IN

AMUX_CFG

PWM_CR

RW

INT_MSK0

INT_MSK1

INT_VC

RW

RC

W

RES_WDT

#

CMP_CR0

CMP_CR1

#

W

RW

#

RW

DEC_CR0

DEC_CR1

RW

#

ADC0_CR

ADC1_CR

#

W

RW

#

TMP_DR0

TMP_DR1

TMP_DR2

TMP_DR3

RW

W

RW

#

RDI0RI

RDI0SYN

RDI0IS

RDI0LT0

RDI0LT1

RDI0RO0

RDI0RO1

RW

ACE00CR1

ACE00CR2

RW

ACE01CR1

ACE01CR2

RW

CPU_F

RL

DAC_D

CPU_SCR1

CPU_SCR0

RW

#

Blank fields are Reserved and must not be accessed.

# Access is bit specific.

Document Number:38-12038 Rev. *J

Page 11 of 38

CY8C21334, CY8C21534

Table 6. Register Map 1 Table: Configuration Space

Name

PRT0DM0

PRT0DM1

PRT0IC0

PRT0IC1

PRT1DM0

PRT1DM1

PRT1IC0

PRT1IC1

PRT2DM0

PRT2DM1

PRT2IC0

PRT2IC1

Addr (1,Hex) Access

Name

Addr (1,Hex) Access

Name

ASE10CR0

Addr (1,Hex) Access

Name

Addr (1,Hex) Access

00

01

02

03

04

05

06

07

08

09

0A

0B

0C

0D

0E

0F

10

11

RW

40

41

42

43

44

45

46

47

48

49

4A

4B

4C

4D

4E

4F

50

51

52

53

54

55

56

57

58

59

5A

5B

5C

5D

5E

5F

80

81

82

83

84

85

86

87

88

89

8A

8B

8C

8D

8E

8F

90

91

92

93

94

95

96

97

98

99

9A

9B

9C

9D

9E

9F

A0

A1

A2

A3

A4

A5

A6

A7

A8

A9

AA

AB

AC

AD

AE

AF

B0

B1

B2

B3

B4

B5

B6

B7

B8

B9

BA

BB

BC

BD

BE

BF

RW

C0

C1

C2

C3

C4

C5

C6

C7

C8

C9

CA

CB

CC

CD

CE

CF

ASE11CR0

RW

GDI_O_IN

GDI_E_IN

GDI_O_OU

GDI_E_OU

D0

D1

D2

D3

D4

D5

D6

D7

D8

D9

DA

DB

DC

DD

DE

DF

E0

E1

E2

E3

E4

E5

E6

E7

E8

E9

EA

EB

EC

ED

EE

EF

F0

F1

F2

F3

F4

F5

F6

F7

F8

F9

FA

FB

FC

FD

FE

FF

RW

12

13

14

15

16

17

18

19

1A

1B

1C

1D

1E

1F

20

21

22

23

24

25

26

27

28

29

2A

2B

2C

2D

2E

2F

30

31

32

33

34

35

36

37

38

39

3A

3B

3C

3D

3E

3F

MUX_CR0

MUX_CR1

MUX_CR2

MUX_CR3

RW

OSC_GO_EN

OSC_CR4

OSC_CR3

OSC_CR0

OSC_CR1

OSC_CR2

VLT_CR

VLT_CMP

ADC0_TR

ADC1_TR

RW

R

DBB00FN

DBB00IN

DBB00OU

RW

CLK_CR0

CLK_CR1

ABF_CR0

AMD_CR0

CMP_GO_EN

60

61

62

63

64

65

66

67

68

69

6A

6B

6C

6D

6E

6F

70

71

72

73

74

75

76

77

78

79

7A

7B

7C

7D

7E

7F

RW

DBB01FN

DBB01IN

DBB01OU

RW

AMD_CR1

ALT_CR0

RW

DCB02FN

DCB02IN

DCB02OU

RW

IMO_TR

ILO_TR

BDG_TR

ECO_TR

W

RW

W

CLK_CR3

TMP_DR0

TMP_DR1

TMP_DR2

TMP_DR3

RW

DCB03FN

DCB03IN

DCB03OU

RW

RDI0RI

RDI0SYN

RDI0IS

RDI0LT0

RDI0LT1

RDI0RO0

RDI0RO1

RW

ACE00CR1

ACE00CR2

RW

ACE01CR1

ACE01CR2

RW

CPU_F

RL

DAC_CR

CPU_SCR1

CPU_SCR0

RW

#

Blank fields are Reserved and must not be accessed.

# Access is bit specific.

Document Number:38-12038 Rev. *J

Page 12 of 38

CY8C21334, CY8C21534

Electrical Specifications

This section presents the DC and AC electrical specifications of the automotive CY8C21x34 PSoC device. For the most up to date

electrical specifications, confirm that you have the most recent datasheet by going to the web at http//www.cypress.com.

Specifications are valid for –40 C  T  125 C and T  135 C as specified, except where noted. Refer to Table 15 on page 18 for

A

J

the electrical specifications for the IMO using slow IMO (SLIMO) mode.

Figure 5. Voltage versus CPU Frequency

Figure 6. IMO Frequency Trim Options

5.25

4.75

SLIMO

Mode=1

SLIMO

Mode=0

4.75

0

93 kHz

12 MHz

24 MHz

6 MHz

12 MHz

IMO Frequency

24 MHz

CPU Frequency

(nominal setting)

Document Number:38-12038 Rev. *J

Page 13 of 38

CY8C21334, CY8C21534

Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 7. Absolute Maximum Ratings

Symbol

T_STG

Description

Storage temperature

Min

Typ

Max

Units

Notes

–55

+25

+125

°C

Higher storage temperatures

reduce data retention time.

Recommended storage

temperature is +25 C ± 25 C.

Time spent in storage at a

temperature greater than 65 °C

counts toward the Flash_DR

electrical specification in Table

14 on page 17.

Maximum combined storage

and operational time at +125 °C

is 7000 hours.

T_BAKETEMPBake temperature

t_BAKETIMEBake time

–

125

–

See

package

label

C

See

package

label

72

Hours

T_A

Ambient temperature with power applied

–40

–0.5

–

+125

+6.0

°C

V

V_DD

V_IO

V_IOZ

I_MIO

ESD

LU

Supply voltage on V_DDrelative to V_SS

DC input voltage

V_SS– 0.5

–25

V_DD+ 0.5

+50

V

DC voltage applied to tristate

Maximum current into any port pin

Electrostatic discharge (ESD) voltage

Latch-up current

V

mA

V

2000

–

Human body model ESD.

–

200

mA

Operating Temperature

Table 8. Operating Temperature

Symbol

T_A

T_J

Description

Min

–40

Typ

Max

+125

+135

Units

Notes

Ambient temperature

Junction temperature

–

°C

The temperature rise from

ambient to junction is package

specific. SeeTable22onpage24.

The user must limit the power

consumption to comply with this

requirement.

Document Number:38-12038 Rev. *J

Page 14 of 38

CY8C21334, CY8C21534

DC Electrical Characteristics

DC Chip-Level Specifications

Table 9 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 9. DC Chip-Level Specifications

Symbol

V_DD

Description

Min

4.75

–

Typ

–

Max

5.25

8

Units

Notes

Supply voltage

V

See Table 13 on page 16.

I_DD

Supply current, IMO = 24 MHz

4

mA Conditions are V_DD= 5.25 V,

–40 °C  T_A 125 °C, CPU = 3

MHz, 48 MHz disabled. VC1 = 1.5

MHz, VC2 = 93.75 kHz, VC3 =

0.366 kHz.

I_SB

Sleep (mode) current with POR, LVD, sleep

timer, WDT, and ILO active. Mid temperature

range.

–

5

12

A

V

V_DD= 5.25 V, –40 C T_A 55 °C.

I_SBH

Sleep (mode) current with POR, LVD, sleep

timer, WDT, and ILO active. High temperature

range.

100

1.35

V_DD= 5.25 V, 55 C T_A 125 °C.

V_REF

Reference voltage (Bandgap)

1.25

1.30

DC GPIO Specifications

Table 10 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 10. DC GPIO Specifications

Symbol

R_PU

Description

Min

4

Typ

5.6

Max

8

Units

k

Notes

Pull-up resistor

R_PD

Pull-down resistor

4

8

k

Also applies to the internal

pull-down resistor on the XRES pin

V_OH

High output level

3.5

–

0.75

–

V

I_OH= 10 mA, V_DD= 4.75 to 5.25 V

(8 total loads, 4 on even port pins

(forexample, P0[2], P1[4]), 4onodd

port pins (for example, P0[3],

P1[5])).

V_OL

Low output level

–

V

I_OL= 25 mA, V_DD= 4.75 to 5.25 V

(8 total loads, 4 on even port pins

(forexample, P0[2], P1[4]), 4onodd

port pins (for example, P0[3],

P1[5])).

I_OH

High level source current

Low level sink current

10

25

–

mA V_OH V_DD– 1.0 V, see the limita-

tions of the total current in the note

for V_OH

.

I_OL

–

mA V_OL 0.75 V, see the limitations of

the total current in the note for V_OL

.

V_IL

V_IH

V_H

I_IL

Input low level

–

2.1

–

0.8

V

Input high level

Input hysteresis

60

1

–

mV

Input leakage (absolute value)

Capacitive load on pins as input

–

nA

pF

Gross tested to 1 A.

C_IN

–

3.5

10

Package and pin dependent.

T_A= 25 °C.

C_OUT

Capacitive load on pins as output

–

3.5

10

pF

Package and pin dependent.

T_A= 25 °C.

Document Number:38-12038 Rev. *J

Page 15 of 38

CY8C21334, CY8C21534

DC Operational Amplifier Specifications

Table 11 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C

 T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 11. DC Operational Amplifier Specifications

Symbol

Description

Min

–

Typ

2.5

10

Max

15

–

Units

mV

Notes

V_OSOA

Input offset voltage (absolute value)

TCV_OSOAAverage input offset voltage drift

–

V/°C

pA

[6]

I_EBOA

Input leakage current (Port 0 analog pins)

Input capacitance (Port 0 analog pins)

–

200

4.5

–

Gross tested to 1 A.

C_INOA

–

9.5

pF

Package and pin dependent.

T_A= 25 °C.

V_CMOA

Common mode voltage range

0.0

–

V_DD– 1

V

G_OLOA

I_SOA

Open loop gain

–

80

10

–

dB

Amplifier supply current

100

A

DC Analog Mux Bus Specifications

Table 12 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 12. DC Analog Mux Bus Specifications

Symbol

R_SW

RV_DD

Description

Min

–

Typ

–

Max

400

800

Units



Notes

Switch resistance to common analog bus

Resistance of initialization switch to V_DD

–



DC POR and LVD Specifications

Table 13 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 13. DC POR and LVD Specifications

Symbol

Description

V_DDvalue for PPOR trip

PORLEV[1:0] = 00b

PORLEV[1:0] = 01b

PORLEV[1:0] = 10b

Min

Typ

Max

Units

Notes

V_DDmust be greater than or equal

to 2.5 V during startup, reset from

the XRES pin, or reset from

watchdog.

V_PPOR0

V_PPOR1

V_PPOR2

–

2.36

2.82

4.55

2.40

2.95

4.70

V

V_DDvalue for LVD trip

VM[2:0] = 000b

VM[2:0] = 001b

VM[2:0] = 010b

VM[2:0] = 011b

VM[2:0] = 100b

VM[2:0] = 101b

VM[2:0] = 110b

VM[2:0] = 111b

V_LVD0

V_LVD1

V_LVD2

V_LVD3

V_LVD4

V_LVD5

V_LVD6

V_LVD7

2.40

2.85

2.95

3.06

4.37

4.50

4.62

4.71

2.45

2.92

3.02

3.13

4.48

4.64

4.73

4.81

2.51^[7]

2.99^[8]

3.09

3.20

4.55

4.75

4.83

4.95

V

Notes

6. Atypical behavior: I

of Port 0 Pin 0 is below 1 nA at 25 °C; 50 nA over temperature. Use Port 0 Pins 1-7 for the lowest leakage of 200 pA.

EBOA

7. Always greater than 50 mV above V

(PORLEV[1:0] = 00b) for falling supply.

PPOR0

PPOR1

8. Always greater than 50 mV above V

(PORLEV[1:0] = 01b) for falling supply.

Document Number:38-12038 Rev. *J

Page 16 of 38

CY8C21334, CY8C21534

DC Programming Specifications

Table 14 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 14. DC Programming Specifications

Symbol

V_DDP

Description

Min

Typ

Max

Units

Notes

V_DDfor programming and erase

4.5

5

5.5

V

This specification applies to the

functional requirements of external

programmer tools

V_DDLV

Low V_DDfor verify

High V_DDfor verify

4.7

5.1

4.8

5.2

5.0

4.9

5.3

V

This specification applies to the

functional requirements of external

programmer tools

V_DDHV

This specification applies to the

functional requirements of external

programmer tools

V_DDIWRITESupply voltage for flash write operation

4.75

5.25

This specification applies to this

device when it is executing internal

flash writes

I_DDP

V_ILP

V_IHP

I_ILP

Supply current during programming or verify

Input low voltage during programming or verify

Input high voltage during programming or verify

–

5

–

25

0.8

–

mA

V

2.2

–

V

Input current when applying V_ILPto P1[0] or

P1[1] during programming or verify

0.2

mA Driving internal pull-down resistor.

I_IHP

Input current when applying V_IHPto P1[0] or

P1[1] during programming or verify

–

1.5

0.75

V_DD

mA Driving internal pull-down resistor.

V_OLV

V_OHV

Output low voltage during programming or

verify

V

Output high voltage during programming or

verify

3.5

Flash_ENPBFlash endurance (per block)^[9]

Flash_ENTFlash endurance (total)^{[9, 10]}

100

12,800

15

–

Erase/write cycles per block.

Erase/write cycles.

Flash_DR

Flash data retention^[11]

Years

Notes

9. For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the

temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.

10. The maximum total number of allowed erase/write cycles is the minimum Flash

value multiplied by the number of flash blocks in the device.

ENPB

11. Flash data retention based on the use condition of 7000 hours at T  125 °C and the remaining time at T  65 °C.

A

Document Number:38-12038 Rev. *J

Page 17 of 38

CY8C21334, CY8C21534

AC Electrical Characteristics

AC Chip-Level Specifications

Table 15 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 15. AC Chip-Level Specifications

Symbol

F_IMO24

Description

Min

22.8^[12]

Typ

Max

Units

Notes

IMO frequency for 24 MHz

24

25.2^[12]MHz Trimmed using factory trim

values. See Figure 6 on page 13.

SLIMO mode = 0.

F_IMO6

IMO frequency for 6 MHz

5.5^[12]

6

6.5^[12]MHz Trimmed using factory trim

values. See Figure 6 on page 13.

SLIMO mode = 1.

F_CPU1

F_BLK5

CPU frequency (5 V V_DDnominal)

Digital PSoC block frequency⁰(5 V V_DD

nominal)

0.09^[12]

0

12

24

12.6^[12]MHz SLIMO mode = 0.

25.2^[12]MHz Refer to Table 18 on page 20.

F_32K1

F_32KU

ILO frequency

15

5

32

–

64

kHz This specification applies when

the ILO has been trimmed.

ILO untrimmed frequency

100

kHz After a reset and before the M8C

processor starts to execute, the

ILO is not trimmed.

t_XRST

External reset pulse width

24 MHz duty cycle

ILO duty cycle

10

40

20

–

60

80

–

s

%

DC24M

DC_ILO

Step24M

F_MAX

50

–

%

24 MHz trim step size

kHz

Maximum frequency of signal on row input or

row output.

–

12.6^[12]MHz

SR_POWERUPPower supply slew rate

–

250

100

V/ms V_DDslew rate during power up.

t_POWERUP

Time between end of POR state and CPU code

execution

16

ms Power-up from 0 V.

[13]

t_{JIT_IMO}

24 MHz IMO cycle-to-cycle jitter (RMS)

–

200

300

700

900

ps

24 MHz IMO long term N cycle-to-cycle jitter

(RMS)

N = 32

24 MHz IMO period jitter (RMS)

–

100

400

Notes

12. Accuracy derived from Internal Main Oscillator with appropriate trim for V range.

DD

13. Refer to Cypress Jitter Specifications document, Understanding Datasheet Jitter Specifications for Cypress Timing Products, for more information.

Document Number:38-12038 Rev. *J

Page 18 of 38

CY8C21334, CY8C21534

AC GPIO Specifications

Table 16 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 16. AC GPIO Specifications

Symbol

F_GPIO

Description

GPIO operating frequency

Min

0

Typ

–

Max

12.6^[14]

Units

Notes

MHz Normal Strong Mode

t_RISEF

t_FALLF

t_RISES

t_FALLS

Rise time, normal strong mode, Cload = 50 pF

Fall time, normal strong mode, Cload = 50 pF

Rise time, slow strong mode, Cload = 50 pF

Fall time, slow strong mode, Cload = 50 pF

2

–

22

–

ns

10% to 90%

2

–

7

27

22

7

–

Figure 7. GPIO Timing Diagram

90%

GPIO

Output

Voltage

10%

t_RISEF

t_RISES

t_FALLF

t_FALLS

AC Operational Amplifier Specifications

Table 17 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 17. AC Operational Amplifier Specifications

Symbol

Description

Min

Typ

Max

Units

Notes

t_COMP

Comparator mode response time, 50 mV

overdrive

–

150

ns

Note

14. Accuracy derived from Internal Main Oscillator with appropriate trim for V_DDrange.

Document Number:38-12038 Rev. *J

Page 19 of 38

CY8C21334, CY8C21534

AC Digital Block Specifications

Table 18 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 18. AC Digital Block Specifications

Function

Description

Min

Typ

Max

Units

Notes

All functions Block input clock frequency

–

25.2^[16]

MHz

Timer

Input clock frequency

No capture

–

25.2^[16]

–

MHz

ns

With capture

Capture pulse width

Input clock frequency

No enable input

50^[15]

Counter

–

25.2^[16]

–

MHz

ns

With enable input

Enable input pulse width

50^[15]

Dead Band Kill pulse width

Asynchronous restart mode

20

50^[15]

–

ns

Synchronous restart mode

Disable mode

–

ns

Input clock frequency

25.2^[16]

MHz

CRCPRS

–

(PRS Mode)

CRCPRS

(CRC

Mode)

Input clock frequency

–

25.2^[16]

4.2^[16]

MHz

SPIM

Input clock frequency

MHz The SPI serial clock (SCLK)

frequency is equal to the input

clock frequency divided by 2.

SPIS

Input clock (SCLK) frequency

–

50^[15]

–

2.1^[16]

–

MHz The input clock is the SPI SCLK in

SPIS mode.

Width of SS_ negated between

transmissions

ns

Transmitter Input clock frequency

8.4^[16]

25.2^[16]

MHz The baud rate is equal to the input

clock frequency divided by 8.

Receiver

Input clock frequency

–

MHz The baud rate is equal to the input

clock frequency divided by 8.

Note

15. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

16. Accuracy derived from IMO with appropriate trim for V range.

DD

Document Number:38-12038 Rev. *J

Page 20 of 38

CY8C21334, CY8C21534

AC External Clock Specifications

Table 19 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 19. AC External Clock Specifications

Symbol

Description

Min

0.093

20.6

150

Typ

–

Max

24.24

5300

–

Units

MHz

ns

Notes

F_OSCEXT

Frequency

High period

Low period

–

ns

Power-up IMO to switch

–

s

AC Programming Specifications

Table 20 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 20. AC Programming Specifications

Symbol

t_RSCLK

Description

Rise time of SCLK

Min

1

Typ

–

Max

20

Units

ns

Notes

t_FSCLK

t_SSCLK

t_HSCLK

F_SCLK

t_ERASEB

t_WRITE

t_DSCLK

t_PRGH

Fall time of SCLK

1

–

20

ns

Data setup time to falling edge of SCLK

Data hold time from falling edge of SCLK

Frequency of SCLK

40

0

–

ns

–

ns

–

8

MHz

ms

ns

Flash erase time (block)

–

10

40

–

40^[17]

160^[17]

50

Flash block write time

–

Data Out delay from falling edge of SCLK

–

Total flash block program time

(t_ERASEB+ t_WRITE), hot

–

100^[17]

ms

T_J 0 °C

T_J 0 °C

t_PRGC

Total flash block program time

(t_ERASEB+ t_WRITE), cold

–

200^[17]

ms

Note

17. For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the

temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.

Document Number:38-12038 Rev. *J

Page 21 of 38

CY8C21334, CY8C21534

AC I²C Specifications

Table 21 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and

–40 °C  T_A 125 °C. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 21. AC Characteristics of the I²C SDA and SCL Pins

Standard Mode

Fast Mode

Symbol

Description

SCL clock frequency

Units

Notes

Min

0

Max

100^[18]

–

Min

0

Max

400^[18]

F_SCLI2C

kHz

t_HDSTAI2CHold time (repeated) START condition. After

this period, the first clock pulse is generated.

4.0

0.6

–

s

t_LOWI2C

t_HIGHI2C

LOW period of the SCL clock

HIGH period of the SCL clock

4.7

4.0

4.7

0

–

1.3

0.6

–

s

ns

s

t_SUSTAI2CSetup time for a repeated START condition

t_HDDATI2CData hold time

0.6

0

t_SUDATI2CData setup time

250

4.0

4.7

100^[19]

t_SUSTOI2CSetup time for STOP condition

0.6

t_BUFI2C

Bus free time between a STOP and START

condition

1.3

t_SPI2C

Pulse width of spikes are suppressed by the

input filter.

–

0

50

ns

Figure 8. Definition for Timing for Fast/Standard Mode on the I²C Bus

I2C_SDA

I2C_SCL

t_SUDATI2C

t_HDSTAI2C

t_SPI2C

t_SUSTAI2C

t_BUFI2C

t_HDDATI2C

t_HIGHI2Ct_LOWI2C

t_SUSTOI2C

P

S

Sr

Repeated START Condition

STOP Condition

START Condition

Notes

18. F

is derived from SysClk of the PSoC. This specification assumes that SysClk is operating at 24 MHz, nominal. If SysClk is at a lower frequency, then the

specification adjusts accordingly

SCLI2C

F

2

19. A Fast-Mode I C-bus device can be used in a Standard-Mode I C-bus system, but the requirement t

 250 ns must then be met. This is automatically the

SUDATI2C

case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit

2

to the SDA line t

+ t

= 1000 + 250 = 1250 ns (according to the Standard-Mode I C-bus specification) before the SCL line is released.

rmax

SUDATI2C

Document Number:38-12038 Rev. *J

Page 22 of 38

CY8C21334, CY8C21534

Packaging Information

This section illustrates the packaging specifications for the automotive CY8C21x34 PSoC device, along with the thermal impedances

for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of

the emulation tools' dimensions, refer to the emulator pod drawings at http://www.cypress.com.

Figure 9. 20-Pin (210-Mil) SSOP

51-85077 *E

Document Number:38-12038 Rev. *J

Page 23 of 38

CY8C21334, CY8C21534

Figure 10. 28-Pin (210-Mil) SSOP

51-85079 *E

Thermal Impedances

Solder Reflow Specifications

Table 23 shows the solder reflow temperature limits that must not

be exceeded.

Table 22. Thermal Impedances per Package

[20]

Package

Typical _JA

117 C/W

96 C/W

Typical _JC

41 C/W

Table 23. Solder Reflow Specifications

20-pin SSOP

28-pin SSOP

Maximum Peak

Maximum Time

39 C/W

Package

Temperature (T_C) above T_C– 5 °C

20-pin SSOP

28-pin SSOP

260 C

30 seconds

Note

20. T = T + Power x _JA

J

A

Document Number:38-12038 Rev. *J

Page 24 of 38

CY8C21334, CY8C21534

Tape and Reel Information

Figure 11. 20-Pin SSOP Carrier Tape Drawing

51-51101 *C

Document Number:38-12038 Rev. *J

Page 25 of 38

CY8C21334, CY8C21534

Figure 12. 28-Pin SSOP Carrier Tape Drawing

51-51100 *C

Table 24. Tape and Reel Specifications

Minimum

Standard Full Reel

Trailing Empty

Quantity

Cover Tape

Package

Hub Size

(inches)

Minimum Leading

Empty Pockets

Width (mm)

Pockets

20-pin SSOP

28-pin SSOP

13.3

4

7

42

25

2000

1000

Document Number:38-12038 Rev. *J

Page 26 of 38

CY8C21334, CY8C21534

Development Tool Selection

This section presents the development tools available for the automotive CY8C21x34 family.

pre-defined control circuitry and plug-in hardware. The kit comes

with a control boards for CY8C20x34 and CY8C21x34 devices

as well as a breadboard module and a button(5)/slider module.

Software

PSoC Designer

At the core of the PSoC development software suite is

PSoC Designer. Utilized by thousands of PSoC developers, this

robust software has been facilitating PSoC designs for years.

PSoC Designer is available free of charge at

http://www.cypress.com. PSoC Designer comes with a free C

compiler.

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online

Store. The online store also has the most up to date information

on kit contents, descriptions, and availability.

CY3210-PSoCEval1

PSoC Programmer

The CY3210-PSoCEval1 kit features an evaluation board and

the MiniProg1 programming unit. The evaluation board includes

an LCD module, potentiometer, LEDs, an RS-232 port, and

plenty of breadboarding space to meet all of your evaluation

needs. The kit includes:

Flexible enough to be used on the bench in development, yet

suitable for factory programming, PSoC Programmer works

either as a standalone programming application or it can operate

directly from PSoC Designer. PSoC Programmer software is

compatible with both PSoC ICE-Cube in-circuit emulator and

PSoC MiniProg. PSoC programmer is available free of charge at

http://www.cypress.com.

■ Evaluation Board with LCD Module

■ MiniProg Programming Unit

■ 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)

■ PSoC Designer Software CD

■ Getting Started Guide

Development Kits

All development kits can be purchased from the Cypress Online

Store. The online store also has the most up to date information

on kit contents, descriptions, and availability.

■ USB 2.0 Cable

CY3215-DK Basic Development Kit

CY3235-ProxDet

The CY3215-DK is for prototyping and development with PSoC

Designer. This kit supports in-circuit emulation and the software

interface allows users to run, halt, and single step the processor

and view the contents of specific memory locations. Advanced

emulation features are also supported through PSoC Designer.

The kit includes:

The CY3235-ProxDet CapSense Proximity Detection Demon-

stration Kit allows quick and easy demonstration of a PSoC

CapSense-enabled device (CY8C21x34) to accurately sense

the proximity of a hand or finger along the length of a wire

antenna. The kit includes:

■ ICE-Cube Unit

■ Proximity Detection Demo Board w/Antenna

■ I2C to USB Debugging/Communication Bridge

■ USB Cable (6 feet)

■ 28-Pin PDIP Emulation Pod for CY8C29466-24PXI

■ 28-Pin CY8C29466-24PXI PDIP PSoC Device Samples (two)

■ PSoC Designer Software CD

■ Supporting Software CD

■ ISSP Cable

■ CY3235-ProxDet Quick Start Guide

■ 1 CY8C24894 PSoC device on I2C-USB Bridge

■ MiniEval Socket Programming and Evaluation board

■ Backward Compatibility Cable (for connecting to legacy Pods)

■ Universal 110/220 Power Supply (12 V)

■ European Plug Adapter

■ 1 CY8C21434 PSoC device on Proximity Detection Demo

Board

CY3210-21X34 Evaluation Pod (EvalPod)

PSoC EvalPods are pods that connect to the ICE In-Circuit

Emulator (CY3215-DK kit) to allow debugging capability. They

can also function as a standalone device without debugging

capability. The EvalPod has a 28-pin DIP footprint on the bottom

for easy connection to development kits or other hardware. The

top of the EvalPod has prototyping headers for easy connection

to the device's pins. CY3210-21X34 provides evaluation of the

CY8C21x34 PSoC device family.

■ USB 2.0 Cable

■ Getting Started Guide

■ Development Kit Registration form

CY3280-BK1

The CY3280-BK1 Universal CapSense Control Kit is designed

for easy prototyping and debug of CapSense designs with

Document Number:38-12038 Rev. *J

Page 27 of 38

CY8C21334, CY8C21534

■ USB 2.0 Cable

Device Programmers

All device programmers can be purchased from the Cypress

Online Store. The online store also has the most up to date infor-

mation on kit contents, descriptions, and availability.

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes

protection circuitry and an industrial case that is more robust than

the MiniProg in a production-programming environment.

CY3210-MiniProg1

Note: CY3207ISSP needs special software and is not

compatible with PSoC Programmer. This software is free and

can be downloaded from http://www.cypress.com. The kit

includes:

The CY3210-MiniProg1 kit allows a user to program PSoC

devices via the MiniProg1 programming unit. The MiniProg is a

small, compact prototyping programmer that connects to the PC

via a provided USB 2.0 cable. The kit includes:

■ CY3207 Programmer Unit

■ PSoC ISSP Software CD

■ MiniProg Programming Unit

■ MiniEval Socket Programming and Evaluation Board

■ 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample

■ PSoC Designer Software CD

■ 110 ~ 240 V Power Supply, Euro-Plug Adapter

■ USB 2.0 Cable

■ Getting Started Guide

Accessories (Emulation and Programming)

Table 25. Emulation and Programming Accessories

Part Number

CY8C21334-12PVXE

CY8C21534-12PVXE

Pin Package

20-pin SSOP

28-pin SSOP

Pod Kit^[21]

CY3250-21X34

Foot Kit^[22]

CY3250-20SSOP-FK

CY3250-28SSOP-FK

Adapter^[23]

Adapters can be found at

http://www.emulation.com.

Notes

21. Pod kit contains an emulation pod, a flex-cable (connects the pod to the ICE), two feet, and device samples.

22. Foot kit includes surface mount feet that can be soldered to the target PCB.

23. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at

http://www.emulation.com.

Document Number:38-12038 Rev. *J

Page 28 of 38

CY8C21334, CY8C21534

Ordering Information

The following table lists the automotive CY8C21x34 PSoC device’s key package features and ordering codes.

Table 26. PSoC Device Key Features and Ordering Information

20-pin (210-Mil) SSOP

CY8C21334-12PVXE

CY8C21334-12PVXET

8 K

512 –40 C to +125 C

4

16

0

Yes

20-pin (210-Mil) SSOP

(tape and reel)

28-pin (210-Mil) SSOP

CY8C21534-12PVXE

CY8C21534-12PVXET

8 K

512 –40 C to +125 C

4

24

0

Yes

28-pin (210-Mil) SSOP

(tape and reel)

Ordering Code Definitions

CY 8 C 21 xxx-12xx

Package Type:

Thermal Rating:

PX = PDIP Pb-free

SX = SOIC Pb-free

PVX = SSOP Pb-free

LFX = QFN Pb-free

AX = TQFP Pb-free

A = Automotive –40 °C to +85 °C

C = Commercial

I = Industrial

E = Automotive Extended –40 °C to +125 °C

CPU Speed: 12 MHz

Part Number

Family Code

Technology Code: C = CMOS

Marketing Code: 8 = PSoC

Company ID: CY = Cypress

Document Number:38-12038 Rev. *J

Page 29 of 38

CY8C21334, CY8C21534

Acronyms

The following table lists the acronyms that are used in this document.

Acronym

AC

Description

Acronym

MCU

Description

alternating current

microcontroller unit

ADC

API

analog-to-digital converter

application programming interface

Automotive Electronics Council

central processing unit

MIPS

PLL

million instructions per second

phase-locked loop

AEC

CPU

CT

PDIP

plastic dual in-line package

power-on reset

POR

continuous time

PPOR

PCB

precision POR

CRC

DAC

DC

cyclic redundancy check

digital-to-analog converter

direct current or duty cycle

printed circuit board

PSoC®

PRS

Programmable System-on-Chip

pseudo-random sequence

pulse-width modulator

EEPROM electrically erasable programmable read-only

memory

PWM

EXTCLK

external clock

SCL /

SCLK

serial clock

XRES

GPIO

ICE

external reset

SDA

serial data

general-purpose I/O

in-circuit emulator

SPI

serial peripheral interface

shrink small-outline package

slow IMO

SSOP

SLIMO

SOIC

SRAM

SROM

SMP

IrDA

I/O

Infrared Data Association

input/output

small-outline integrated circuit

static random-access memory

supervisory read-only memory

switch mode pump

ISSP

IDE

in-system serial programming

integrated development environment

Inter-Integrated Circuit

internal low-speed oscillator

internal main oscillator

light-emitting diode

I2C

ILO

SC

switched capacitor

IMO

LED

LCD

LVD

TQFP

UART

USB

thin quad flat pack

universal asynchronous receiver transmitter

universal serial bus

liquid crystal display

low voltage detect

WDT

watchdog timer

Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34,

CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC^®Programmable System-on-Chip Technical

Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC^®Flash – AN2015 (001-40459)

Understanding Datasheet Jitter Specifications for Cypress Timing Products

Document Number:38-12038 Rev. *J

Page 30 of 38

CY8C21334, CY8C21534

Document Conventions

Units of Measure

The following table lists the units of measure that are used in this document.

Symbol

C

Unit of Measure

Symbol

ms

Unit of Measure

degree Celsius

decibel

millisecond

millivolt

dB

mV

nA

ns

W

KB

Kbit

kHz

k

1024 bytes

1024 bits

nanoampere

nanosecond

ohm

kilohertz

kilohm

pA

pF

ps

V

picoampere

picofarad

picosecond

volt

MHz

A

megahertz

microampere

microsecond

microvolt

s

V

W

watt

mA

milliampere

Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase ‘h’ (for example, ‘14h’ or ‘3Ah’).

Hexadecimal numbers may also be represented by a ‘0x’ prefix, the C coding convention. Binary numbers have an appended

lowercase ‘b’ (for example, ‘01010100b’ or ‘01000011b’). Numbers not indicated by an ‘h’, ‘b’, or ‘0x’ are in decimal format.

Glossary

active high

1. A logic signal having its asserted state as the logic 1 state.

2. A logic signal having the logic 1 state as the higher voltage of the two states.

analog blocks

The basic programmable Opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks.

These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.

analog-to-digital A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts

converter (ADC) a voltage to a digital number. The digital-to-analog converter (DAC) performs the reverse operation.

Application

programming

interface (API)

A series of software routines that comprise an interface between a computer application and lower level services

and functions (for example, user modules and libraries). APIs serve asbuilding blocks for programmers that create

software applications.

asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

bandgap

reference

A stable voltage reference design that matches the positive temperature coefficient of VT with the negative

temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

bandwidth

1. The frequency range of a message or information processing system measured in hertz.

2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is

sometimes represented more specifically as, for example, full width at half maximum.

bias

1. A systematic deviation of a value from a reference value.

2. The amount by which the average of a set of values departs from a reference value.

3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to

operate the device.

Document Number:38-12038 Rev. *J

Page 31 of 38

CY8C21334, CY8C21534

Glossary (continued)

block

1. A functional unit that performs a single function, such as an oscillator.

2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or

an analog PSoC block.

buffer

1. A storage area for data that is used to compensate for a speed difference, when transferring data from one

device to another. Usually refers to an area reserved for I/O operations, into which data is read, or from which

data is written.

2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received

from an external device.

3. An amplifier used to lower the output impedance of a system.

bus

1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing

patterns.

2. A set of signals performing a common function and carrying similar data. Typically represented using vector

notation; for example, address[7:0].

3. One or more conductors that serve as a common connection for a group of related devices.

clock

The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to

synchronize different logic blocks.

comparator

compiler

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy

predetermined amplitude requirements.

A program that translates a high level language, such as C, into machine language.

configuration

space

In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to ‘1’.

crystal oscillator An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less

sensitive to ambient temperature than other circuit components.

cyclicredundancy A calculation used to detect errors in data communications, typically performed using a linear feedback shift

check (CRC)

register. Similar calculations may be used for a variety of other purposes such as data compression.

data bus

A bi-directional set of signals used by a computer to convey information from a memory location to the central

processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.

debugger

A hardware and software system that allows you to analyze the operation of the system under development. A

debugger usually allows the developer to step through the firmware one step at a time, set break points, and

analyze memory.

dead band

A period of time when neither of two or more signals are in their active state or in transition.

digital blocks

The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator,

pseudo-random number generator, or SPI.

digital-to-analog A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital

converter (DAC) converter (ADC) performs the reverse operation.

duty cycle

emulator

The relationship of a clock period high time to its low time, expressed as a percent.

Duplicates (provides an emulation of) the functions of one system with a different system, so that the second

system appears to behave like the first system.

Document Number:38-12038 Rev. *J

Page 32 of 38

CY8C21334, CY8C21534

Glossary (continued)

external reset

(XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop

and return to a pre-defined state.

flash

An electrically programmable and erasable, non-volatile technology that provides you the programmability and

data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is

off.

flash block

The smallest amount of flash ROM space that may be programmed at one time and the smallest amount of flash

space that may be protected.

frequency

gain

The number of cycles or events per unit of time, for a periodic function.

The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually

expressed in dB.

I²C

A two-wire serial computer bus by Phillips Semiconductors (now NXP Semiconductors). It is used to connect

low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery

control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses

only two bi-directional pins, clock and data, both running at the V_DDsupply voltage and pulled high with resistors.

The bus operates up to100 kbits/second in standard mode and 400 kbits/second in fast mode.

ICE

The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging

device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt

A suspension of a process, such as the execution of a computer program, caused by an event external to that

process, and performed in such a way that the process can be resumed.

interrupt service A block of code that normal code execution is diverted to when the CPU receives a hardware interrupt. Many

routine (ISR)

interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends

with the RETI instruction, returning the device to the point in the program where it left normal program execution.

jitter

1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on

serial data streams.

2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between

successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low voltage detect A circuit that senses V_DDand provides an interrupt to the system when V_DDfalls below a selected threshold.

(LVD)

M8C

An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by

interfacing to the flash, SRAM, and register space.

master device

A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in

width, the master device is the one that controls the timing for data exchanges between the cascaded devices

and an external interface. The controlled device is called the slave device.

microcontroller

An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a

microcontroller typically includes memory, timing circuits, and I/O circuitry. The reason for this is to permit the

realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This

in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for

general-purpose computation as is a microprocessor.

mixed-signal

The reference to a circuit containing both analog and digital techniques and components.

Document Number:38-12038 Rev. *J

Page 33 of 38

CY8C21334, CY8C21534

Glossary (continued)

modulator

noise

A device that imposes a signal on a carrier.

1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

A circuit that may be crystal controlled and is used to generate a clock frequency.

oscillator

parity

A technique for testing transmitted data. Typically, a binary digit is added to the data to make the sum of all the

digits of the binary data either always even (even parity) or always odd (odd parity).

phase-locked

loop (PLL)

An electronic circuit that controls an oscillator so that it maintains a constant phase angle relative to a reference

signal.

pinouts

The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their

physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between

schematic and PCB design (both being computer generated files) and may also involve pin names.

port

A group of pins, usually eight.

power-on reset

(POR)

A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is one type of hardware

reset.

PSoC^®

Cypress Semiconductor’s PSoC^®is a registered trademark and Programmable System-on-Chip™ is a trademark

of Cypress.

PSoC Designer™ The software for Cypress’ Programmable System-on-Chip technology.

pulse width

An output in the form of duty cycle which varies as a function of the applied value.

modulator (PWM)

RAM

An acronym for random access memory. A data-storage device from which data can be read out and new data

can be written in.

register

reset

A storage device with a specific capacity, such as a bit or byte.

A means of bringing a system back to a known state. See hardware reset and software reset.

ROM

An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot

be written in.

serial

1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or

channel.

settling time

shift register

slave device

The time it takes for an output signal or value to stabilize after the input has changed from one value to another.

A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.

A device that allows another device to control the timing for data exchanges between two devices. Or when

devices are cascaded in width, the slave device is the one that allows another device to control the timing of data

exchanges between the cascaded devices and an external interface. The controlling device is called the master

device.

Document Number:38-12038 Rev. *J

Page 34 of 38

CY8C21334, CY8C21534

Glossary (continued)

SRAM

An acronym for static random access memory. A memory device where you can store and retrieve data at a high

rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged

until it is explicitly altered or until power is removed from the device.

SROM

An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate

circuitry, and perform flash operations. The functions of the SROM may be accessed in normal user code,

operating from flash.

stop bit

A signal following a character or block that prepares the receiving device to receive the next character or block.

synchronous

1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.

tri-state

A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any

value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit,

allowing another output to drive the same net.

UART

A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.

user modules

Pre-built, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower

level analog and digital PSoC blocks. User modules also provide high level API (Application Programming

Interface) for the peripheral function.

user space

The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal

program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during

the initialization phase of the program.

V_DD

A name for a power net meaning “voltage drain.” The most positive power supply signal. Usually 5 V or 3.3 V.

A name for a power net meaning “voltage source.” The most negative power supply signal.

V_SS

watchdog timer

A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.

Document Number:38-12038 Rev. *J

Page 35 of 38

CY8C21334, CY8C21534

Document History Page

Document Title: CY8C21334, CY8C21534 Automotive - Extended Temperature PSoC^®Programmable System-on-Chip™

Document Number: 38-12038

Orig. of Submission

Revision

ECN

Description of Change

Change

Date

**

350496

395740

HMT

04/18/05

09/14/05

New silicon and document (Revision **).

*A

HMT

Update I_SBand I_SBHDC Chip-Level Specification notes for qual. Update

copyright, zip code, and CY Perform logo. Make data sheet Final.

*B

422602

HMT

02/03/06

Modify Storage Temperature and add recommended usage and related notes.

Update AC Chip-Level Spec., F_CPU1. Add ISSP note to pinout tables.

Implement CY QFN standard. Add CY corporate address. Update trademarks.

*C

*D

2101387

2641945

AESA

02/20/08

01/21/09

Post to www.cypress.com

OGNE /

PYRS

Changed 25 mA Drive on All GPIO under Programmable Pin Configurations to

25 mA Sink, 10 mA Drive on All GPIO

Changed Analog-to-digital converters (single or dual, with 8-bit resolution)

under Analog-to-digital converters (single or dual, with up to 10-bit resolution)

Updated template.

Added Note in Ordering Information section.

Changed title from PSoC Mixed-Signal Array to PSoC

Programmable System-on-Chip

*E

2703345

VIVG /

PYRS

05/07/09

Updated Getting Started section. Replaced Designing with User Modules

section with Designing with PSoC Designer section. Updated Features list and

PSoC Functional Overview section. Updated some AC Specification values to

conform to a +/-4% accurate IMO (no order of magnitude changes). Added a

note to I2C specifications section to clarify the I2C SysClk dependency. Added

the Development Tool Selection section. Deleted some inapplicable or

redundant information. Changed the title. Updated the PDF Bookmarks.

*F

2822792

2888007

BTK /

AESA

12/07/2009 Added T_PRGH,T_PRGC,I_OL, I_OH, F_32KU, DC_ILO, and T_POWERUPelectrical speci-

fications. Corrected the Flash_ENTelectrical specification. Updated the text of

footnotes 6 and 7. Added maximum values and updated typical values for

T_ERASEBand T_WRITEelectrical specifications. Replaced T_RAMPelectrical speci-

fication with SR_POWERUPelectrical specification. Added “Contents” on page 2.

*G

NJF

03/30/2010 Updated Cypress website links.

Removed AC Analog Mux Bus Specifications.

Added T_BAKETEMPand T_BAKETIMEparameters in Absolute Maximum Ratings

Updated Packaging Information.

Removed Third Party Tools and Build a PSoC Emulator into your Board.

Updated links in Sales, Solutions, and Legal Information.

Document Number:38-12038 Rev. *J

Page 36 of 38

CY8C21334, CY8C21534

Document History Page (continued)

Document Title: CY8C21334, CY8C21534 Automotive - Extended Temperature PSoC^®Programmable System-on-Chip™

Document Number: 38-12038

Orig. of Submission

Revision

ECN

Description of Change

Change

Date

*H

3118809 BTK / NJF 08/11/2011 Updated I²C timing diagram to improve clarity.

Updated wording, formatting, and notes of the AC Digital Block Specifications

table to improve clarify.

Added V_DDP, V_DDLV, and V_DDHVelectrical specifications to give more infor-

mation for programming the device.

Updated solder reflow temperature specifications to give more clarity.

Updated the jitter specifications.

Updated PSoC Device Characteristics table.

Updated the F_32KUelectrical specification.

Updated DC POR and LVD Specifications to add specs for all POR and LVD

levels.

Updated note for R_PDelectrical specification.

Updated note for the T_STGelectrical specification to add more clarity.

Added Tape and Reel Information section.

Updated Reference Information Section.

Added F_IMO6electrical specification and Figure 6 on page 13.

Changed F_IMO24electrical specification to give it a ±5% frequency accuracy.

Updated F_CPU1, F_BLK5, F_MAX, and F_GPIOelectrical specifications and all AC

Digital Block Specifications to support a ±5% accuracy oscillator.

*I

3523799

3904247

SMYU

JICG

02/13/2012 Updated Tape and Reel Information (51-51100 and 51-51101)

*J

02/14/2013 Updated Packaging Information (Updated Tape and Reel Information (spec

51-51101 – Changed revision from *B to *C)).

Document Number:38-12038 Rev. *J

Page 37 of 38

CY8C21334, CY8C21534

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office

closest to you, visit us at Cypress Locations.

Products

Automotive

cypress.com/go/automotive

cypress.com/go/clocks

cypress.com/go/interface

cypress.com/go/powerpsoc

cypress.com/go/plc

PSoC Solutions

Clocks & Buffers

Interface

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 5

Lighting & Power Control

Memory

cypress.com/go/memory

cypress.com/go/psoc

PSoC

Touch Sensing

USB Controllers

Wireless/RF

cypress.com/go/touch

cypress.com/go/USB

cypress.com/go/wireless

any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for

medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as

critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems

application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),

United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,

and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress

integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without

the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES

OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not

assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where

a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer

assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number:38-12038 Rev. *J

Revised February 14, 2013

Page 38 of 38

All products and company names mentioned in this document may be the trademarks of their respective holders.


型号：	CY8C21334-12PVXE
厂家：	CYPRESS
描述：	Multifunction Peripheral, CMOS, PDSO20, SSOP-20 时钟微控制器光电二极管
文件：	总38页 (文件大小：488K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

CY8C21334-12PVXE [CYPRESS]

相关型号：

CY8C21334-24AX

CY8C21334-24C

CY8C21334-24E

CY8C21334-24I

CY8C21334-24LFX

CY8C21334-24PVX

CY8C21334-24PVXA

CY8C21334-24PVXAT

CY8C21334-24PVXI

CY8C21334-24PVXIT

CY8C21334-24PX

CY8C21334-24SX