PL1085-5.0J3 [CYSTEKEC]
3A Low Dropout Positive Voltage Regulator; 3A低压差正电压稳压器![PL1085-5.0J3](http://pdffile.icpdf.com/pdf1/p00159/img/icpdf/PL108_882466_icpdf.jpg)
型号: | PL1085-5.0J3 |
厂家: | ![]() |
描述: | 3A Low Dropout Positive Voltage Regulator |
文件: | 总4页 (文件大小:166K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
Spec. No. : C540J3
Issued Date : 2003.06.25
Revised Date :
CYStech Electronics Corp.
Page No. : 1/4
3A Low Dropout Positive Voltage Regulator
PL1085-XXXJ3
Features
TO-252
ꢀDropout Voltage 1.3V at 3A Output Current.
ꢀEFxastrteTmrealnysiTeingthRteLsipnoenasned. Load Regulation.
ꢀCurrent Limiting and Thermal Protection.
ꢀSAtdanjudsatradbl3e-POiuntpPuotwVeor lPtaagcekaogreFs.ixed 1.5V, 1.8V, 2.5V, 2.85, 3.0V, 3.3V, 3.5V, 5.0V.
Description
The PL1085-XXXJ3 is a low dropout three terminal regulator with 3A output current capability. The output voltage is
adjustable with the use of a resistor divider or fixed 1.5V, 1.8V, 2.5V, 2.85V, 3.0V, 3.3V, 3.5V and 5.0V. Dropout voltage is
guaranteed to be at maximum of 1.3V with the maximum output current. Its low dropout voltage and fast transient response
make it ideal for low voltage microprocessor applications. Current limit and thermal protection provide protection against
any overload condition that would create excessive junction temperatures.
Applications
ꢀꢀ MMoictrhoeprrBocoeasrsdoIr/OPoPwoewr eSruSpupplipelsi.es.
ꢀꢀ HPoigsthRCeugrurleanttoRr feogruSlawtoitrc.hing Supply.
Typical Application Circuit
Vin=5V
Vout=3.3V
VREF=VOUT-VADJ=1.25V(typ)
VOUT=VREF(1+R1/R2)+IADJ ×R2
IADJ=55µA(typ.)
ADJ
R1
VREF
C2
10μF
125Ω
1%
C1
10μF
(1)C1 needed if device is far
R2
205Ω
away from filter capacitors.
(2)C2 required for stability.
Adjustable Voltage Regulator
Vin=5V
C1
Vout=3.3V
C2
10μF
10μF
GND
Fixed Voltage Regulator
PL1085J3
CYStek Product Specification
Spec. No. : C540J3
Issued Date : 2003.06.25
Revised Date :
CYStech Electronics Corp.
Page No. : 2/4
Ordering Information
Device
Output Voltage
Adjustable
1.5V
Device
Output Voltage
3.0V
PL1085-AdjJ3
PL1085-1.5J3
PL1085-1.8J3
PL1085-2.5J3
PL1085-2.85J3
PL1085-3.0J3
PL1085-3.3J3
PL1085-3.5J3
PL1085-5.0J3
3.3V
3.5V
5.0V
1.8V
2.5V
2.85V
Absolute Maximum Ratings
VIN pin to ADJ/GND pin ……………………………………………………………………………………………….7V
Operating Junction Temperature Range ………………………………………………………………………0°C~ 125°C
Storage Temperature Range………………………………………………………………………………..- 65°C ~ 150°C
Thermal Resistance Junction to Case …………………………………………………………………………….12.5°C /W
Thermal Resistance Junction to Ambient (Assume no ambient airflow, no heatsink) ………………………….. 100°C /W
Lead Temperature (Soldering) 10 sec. ……………………………………………………………………………….260°C
Electrical Characteristics (Vin=5V, Io=10mA,Tj=25℃,unless otherwise noted)
Symbol
VREF
Parameter
Reference Voltage
Conditions
Min
Typ
Max
Units
V
1.238 1.250 1.262
Tj=25°C
PL1085-1.5
PL1085-1.8
PL1085-2.5
1.48
1.78
2.47
2.82
2.97
3.26
3.46
4.95
1.50
1.80
2.50
2.85
3.00
3.30
3.50
5.00
1.52
1.82
2.53
2.88
3.03
3.34
3.54
5.05
PL1085-2.85
PL1085-3.0
PL1085-3.3
PL1085-3.5
PL1085-5.0
Vo
Output Voltage
V
℃
Adj : 2.65V≤Vin≤7V,Tj=25
Fix : 1.4+Vout≤Vin≤7V
Line Regulation
-
0.015
0.2
%
∆Vo
℃
Load Regulation
Current Limit
10mA≤Io≤3A,Tj=25
-
3
-
-
-
55
0.6
-
90
%
A
∆Vo
Is
IAdj
Vin-Vout=1.5V
2.65V≤Vin≤7V
μ
Adjust Pin Current
A
Adjust Pin Current
μ
-
0.2
5
A
∆IAdj
2.65V≤Vin≤7V, 0°C≤Tj≤125°C
Change
Ts
IL
VN
Temperature Stability
-
-
-
0.5
5
0.003
-
10
-
%
mA
%
Io=0.5A, 0°C≤Tj≤125°C
0°C≤Tj≤125°C
℃
Minimum Load Current
RMS Output Noise(% of Vout) 10Hz≤f≤10KHz,Tj=25
Vin-Vout=3V, f=120Hz,
Cout=25 F
RR
Ripple Rejection Ratio
60
72
-
dB
μ
∆Vout , ∆VREF=1%,
10mA≤Io≤3A
0°C≤Tj≤125°C
VD
Dropout Voltage
-
1.2
1.3
V
PL1085J3
CYStek Product Specification
Spec. No. : C540J3
Issued Date : 2003.06.25
Revised Date :
CYStech Electronics Corp.
Page No. : 3/4
Block Diagram
VIN
Current Amp.
VREF
1.25V
Thermal
Limit
Current
Limit
VOUT
55μA
For fixed voltage
device
ADJ
GND
PL1085J3
CYStek Product Specification
Spec. No. : C540J3
Issued Date : 2003.06.25
Revised Date :
CYStech Electronics Corp.
Page No. : 4/4
TO-252 Dimension
A
C
Marking:
D
B
1085-XXX
L
F
G
3
H
2
Style: Pin 1.Adj(GND) 2.Vout(TAB) 3.Vin
E
K
I
1
3-Lead TO-252 Plastic Surface Mount Package
CYStek Package Code: J3
J
*: Typical
Inches
Millimeters
Inches
Min. Max.
Millimeters
DIM
DIM
Min.
Max.
Min.
0.45
1.65
0.90
0.45
6.40
5.40
Max.
0.55
1.95
1.50
0.60
6.80
5.80
Min.
Max.
2.80
*2.30
0.90
0.80
5.50
1.60
A
B
C
D
E
F
0.0177 0.0217
0.0650 0.0768
0.0354 0.0591
0.0177 0.0236
0.2520 0.2677
0.2125 0.2283
G
H
I
0.0866 0.1102
2.20
-
-
-
*0.0906
0.0354
0.0315
-
-
J
-
K
L
0.2047 0.2165
0.0551 0.0630
5.20
1.40
Notes: 1.Controlling dimension: millimeters.
2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.
Material:
• Lead: 42 Alloy; solder plating
• Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0
Important Notice:
• All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
• CYStek reserves the right to make changes to its products without notice.
• CYStek semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.
• CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.
PL1085J3
CYStek Product Specification
相关型号:
©2020 ICPDF网 联系我们和版权申明